Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Explain about Programmable Logic Array?
Until now individual gates are considered as fundamental building blocks from that different logic functions can be derived. With the advancement of technology integration achieved by integrated circuit technology has raised resulting in production of one to 10 gates on a single chip (in small scale integration). The gate level designs are created at gate level only however if design is to be done employing these SSI chips design consideration required to be changed as some of such SSI chips may be used for creating a logic circuit. With VLSI and MSI we can put still more gates on a chip and can make gate interconnections on a chip also. This connection and integration brings benefits of reduced cost and size as well as increased speed. However main drawback faced in these kinds of VLSI & MSI chip is that for every logic function layout of gate and interconnection requires to be designed. Cost involved in making these custom designs is quite high. So came the concept of Programmable Logic Array which is a general purpose chip that can be readily accepted for any particular purpose.
PLA are designed for SOP form of Boolean function and comprises regular arrangements of AND, NOT and OR gate on chip. Every input to chip is passed through a NOT gate so input and its complement are available to every AND gate. Output of every AND gate is made available for every OR gate and output of every OR gate is considered as chip output. By making suitable connections any logic function can be realized in these Programmable Logic Arrays.
Figure: Programmable Logic Array
The figure (a) presents a PLA of 3 inputs and 2 outputs. Please consider connectivity points, all these points can be linked if desired. Figure (b) presents an implementation of logic function:
O0 = I0. I1. I2 + I¯0. I¯1. I¯2 and O1 = I¯0. I¯1. I¯2 + I¯0. I¯1 through PLA.
What is byte addressable memory? The assignment of successive addresses to successive byte locations in the memory is known as byte addressable memory.
What is Optical character recognition (OCR) Information on paper is automatically read by a scanner and is then processed/analysed by OCR software and stored in an electronic
Q. Editor - Tools necessary for assembly language programming? The editor is a program which allows the user to enter and modify as well as store a group of instructions or tex
What is Operational Research?
What is booting? When the power is turned on, the OS has to be loaded into the main memory which is taken place as part of a process known as booting. To initiate booting a tin
Explain Performance Evaluation in parallel Computing In this section, we will discuss the key attributes used to measure performance of a computer system. The performance chara
Cache Memories - computer architecture: Speed of the primary memory is very low in comparison with the speed of processor For well performance, the processor can't spend
Main Objectives: • MPLAB In-Circuit Debugger (ICD 2) functionality • ICD 2 Connection design • MPLAB ICD 2 setup with the PC and Interface board designed • I²C Protocol buses tech
Interrupt Signal Interconnection Network (ISIN) When a processor needs to send an interruption to another processor, then this interrupt initial goes to ISIN, through which it
Differentiate between AT and XT computer system? Ans XT -> Extended and AT->Advanced Technology Some differences between PC and XT include the type of power supply initia
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd