Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
In this technique, operand field of instruction includes an address and an index register thatcomprises an offset. This addressing scheme is normally used to address the consecutive locations of memory (that may store the elements of an array). Index register is a special CPU register which contains an index value. Contents of the operand field A are taken to be address of the initial or reference location (or first element of array). The index register specifies distance between the starting address and address of that operand.
For illustration: to address of an element B[i] of an array B[1], B[2],....B[n] with every element of array stored in two consecutive locations and starting address of array is presumed to be 101, the operand field A in instruction shall comprises the number 101 and index register R will contain the value of expression (i - 1) × 2.
So for first element of the array index register will hold 0. For addressing 5th element of the array A=101 while index register will hold:
(5- 1) × 2 = 8
So address of 5th element of array B is=101+8=109. In B[5] but the element will be stored in location 109 and 110. To address any other element of array changing the content of index register will serve.
So the effective address in this technique is calculated as:
EA = A +(R)
D = (EA)
(DA is Direct address)
As the index register is employed for iterative applications so the value of index register is decremented or incremented after each reference to it. In numerous systems this operation is performed automatically at the time of the course of an instruction cycle. This feature is termed as auto-indexing. Auto indexing can be auto-decrementing or auto-incrementing. The choice of register to be employed as an index register varies from machine to machine. Some machines use general-purpose registers for this purpose whereas other machines can specify special purpose registers referred to as index registers.
Figure: For Displacement Addressing
Task A logically discrete sector of a computational effort. A task is naturally a program or program-like set of instructions that is implemented by a processor. Parallel
What are the registers generally contained in the processor? MAR-memory address register MDR-memory data register IR-Instruction Register RO-Rn-General purpose registe
Illustrate the categories of micro computers Micro computers are usually categorized into desktop models and laptop models. They are awfully limited in what they can do when c
my project is in .net of lan chatting its have tcp\ip connection problem
Multi-Layer Network Architectures - Artificial intelligence: Perceptrons have restricted scope in the type of concepts they may learn - they may just learn linearly separable f
Q. What is a good resolution? In fact it relies on your hardware. Hence it's the maximum your hardware can allow you. But one odd-looking resolution that has become popular is
How the at-user command serves mainly in lists? The AT USER-COMMAND event serves mostly to handle own function codes. In this case, you should make an individual interface wit
Search Methods and Heuristics - Artificial intelligence: Here now we come to the question of how constraint solvers search for solutions -constraint preserving coursework of v
Illustrate about the Problem statement Problem statement would not be incomplete, inconsistent and ambiguous. Try to state the requirements precisely and point to point. Do no
design a basic computer
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd