Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
In this technique, operand field of instruction includes an address and an index register thatcomprises an offset. This addressing scheme is normally used to address the consecutive locations of memory (that may store the elements of an array). Index register is a special CPU register which contains an index value. Contents of the operand field A are taken to be address of the initial or reference location (or first element of array). The index register specifies distance between the starting address and address of that operand.
For illustration: to address of an element B[i] of an array B[1], B[2],....B[n] with every element of array stored in two consecutive locations and starting address of array is presumed to be 101, the operand field A in instruction shall comprises the number 101 and index register R will contain the value of expression (i - 1) × 2.
So for first element of the array index register will hold 0. For addressing 5th element of the array A=101 while index register will hold:
(5- 1) × 2 = 8
So address of 5th element of array B is=101+8=109. In B[5] but the element will be stored in location 109 and 110. To address any other element of array changing the content of index register will serve.
So the effective address in this technique is calculated as:
EA = A +(R)
D = (EA)
(DA is Direct address)
As the index register is employed for iterative applications so the value of index register is decremented or incremented after each reference to it. In numerous systems this operation is performed automatically at the time of the course of an instruction cycle. This feature is termed as auto-indexing. Auto indexing can be auto-decrementing or auto-incrementing. The choice of register to be employed as an index register varies from machine to machine. Some machines use general-purpose registers for this purpose whereas other machines can specify special purpose registers referred to as index registers.
Figure: For Displacement Addressing
1. The State of the Art: What can AI do today? A concise answer is difficult because there are so many activities in so many subfields. Here we sample a few applications other
What are the use of job queues, ready queues and device queues? As a process enters a system they are put in to a job queue. These queues having of all jobs in the system. The
Memory-to-Memory Architecture : The pipelines can access vector operands, intermediate and final results directly in the main memory. This needs the higher memory bandwidth. How
what is distortion
What is Indexed addressing The location of data is calculated as sum of an address specified by one of previous methods, and value of an index register. This allows an array of
Make a page translation table the meets the requirements of the virtual memory system given below. Suppose page (and frame) sizes of 20 with pages 0 by 3 in logical memory and fra
Reduced Instruction Set Computer (RISC): As we discussed before most of the modern CPUs are of the GPR (General Purpose Register) type. A few instances of such type of CPUs ar
Address 192.5.48.3 belongs to? Address 192.5.48.3 belongs to class C.
Explain the types of computer architecture Computer architecture can be divided into three main categories: Instruction Set Architecture, or ISA, is the image of a computing
It is a mixture of hardware and software to perform needed task
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd