Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Explain about Hyper-threading?
Non threaded program instructions are executed in a single order at a time until the program completion. Presume a program have four tasks namely A, B, C, D. Assume that every task comprises 10 instructions involving a few I/O instructions. A simple sequential execution would need A→ B→ C→ D sequence.
In a threaded system these tasks of a single program/process can be performed in parallel offered is no data dependency. Because there is just one processor these tasks will be executed in threaded system like interleaved threads e.g. 2 instructions of A, 3 instructions of B, 1 instruction of C, 4 instruction of D, 2 instruction of C until completion of threads.
Hyper-threading allows 2 threads A & B to execute at the same instance. How? Some of the more significant parts of CPU are duplicated. So there exist 2 executing threads in CPU at the exact same instance. Please note that both these sections of the CPU works on same memory space (because threads are same program). Ultimately dual CPUs will enable computer to execute two threads in two different programs at the same instance.
So Hyper-threading technology enables a single microprocessor to behave as two separate threaded processors to operating system and application program which use it.
How to fix an ASIC-based design from easiest to most extreme? There are different ways to fix an ASIC-based design as given below: Initially, assume some reviews fundamentally.
What is bus arbitration? It is method by which the next device to become the bus master is selected and bus mastership is transferred to it. There are two ways for doing this:
What is a demultiplexer? Ans: Demultiplexer: This is a logic circuit which accepts one data input and distributes this over some outputs. This has one data input, m selec
RAM: Read / Write memory, High Speed, Volatile Memory. ROM: Read only memory, Low Speed, Non Voliate Memory. RAM- Random Access memory it is a Volatile Memory. volatil
Http Hyper Text Transfer Protocol: The WWW protocol that performs the request and regain functions of a server. Generally seen as the first part of a website address. It is t
Q. Develop a Menu driven program with following menu: 1. Gray code 2. BCD 3. Excess-3 code 4. Exit I/P must be a valid Binary number. Fractional numbers are all
Find the minimum SOP and POS expression for the following functions using Karnaugh Map and realize the expression using appropriate gates. Also realize SOP form using NAND-to-NAND
Explain the Optimization of data access paths Optimization is a very significant aspect of any design. The designer must do the followings for optimization: i) Add redundan
What are the different layers in R/3 system? There are three layer:- Presentation Layer. Application Layer. Database Layer.
Explain the stack storage allocation model. In a stack-based allocation, all objects are allocated in last-in, first-out data structure and a stack. For example: Recursive subr
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd