Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Explain about Control Memory Organization?
One of the simplest ways to organize control memory is to organize micro-instructions for different sub cycles of machine instruction in memory. The Figure below demonstrates such an organisation.
Figure: Control Memory Organisation
Let us give an illustration of control memory organization. Let's take a machine instruction: Branch on zero. This instruction causes a branch to a specified main memory address if result of the last ALU operation is zero which means zero flag is set. Pseudocode of micro-program for this instruction would be;
Test "zero flag" If SET branch to label ZERO
Unconditional branch to label NON-ZERO
ZERO: (Microcode that causes replacement of program counter with address offered in instruction)
Branch to interrupt or fetch cycle.
NON -ZERO: (Microcode that can set flags if desired indicating branch hasn't taken place).
Branch to interrupt or fetch cycle. (For Next- Instruction Cycle)
Define DMA controller. The I/O device interface control circuit that is used for direct memory access is called as DMA controller.
write algorithm and draw flowchart for exchange the values of two variables.
Which one is an error reporting protocol? An error reporting protocol is ICMP.
a. Determine any three restrictions that apply to class members. b. Is it possible for single class to be a friend of another class? Illustrate this using a suitable C++ program
how can i explain dynamic hashing
What is strong-typing versus weak-typing? Which is preferred? Why? Strong type is checking the types of variables as early as possible, usually at compile time. Whereas weak ty
How are instructions sent between memory and the processor? Both the instruction pointer (IP) and program counter (PC) utilized to holds the memory address of the next inst
Tightly Coupled System- Shared Memory System Shared memory multiprocessorshas has following description: Every processor commune through a shared global memory. For
Prove the following identities a. A ‾B ‾C‾ + A ‾BC ‾ + AB ‾C ‾ + ABC ‾ = C ‾ b. AB + ABC + A ‾ B + AB ‾C = B + AC Ans. a. LHS = A'B'C' + A'BC' + AB'C' + ABC' =
Associative Mapping: It is a more flexible mapping technique A primary memory block can be placed into any specific cache block position. Space in the cache may be
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd