Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Explain about Control Memory Organization?
One of the simplest ways to organize control memory is to organize micro-instructions for different sub cycles of machine instruction in memory. The Figure below demonstrates such an organisation.
Figure: Control Memory Organisation
Let us give an illustration of control memory organization. Let's take a machine instruction: Branch on zero. This instruction causes a branch to a specified main memory address if result of the last ALU operation is zero which means zero flag is set. Pseudocode of micro-program for this instruction would be;
Test "zero flag" If SET branch to label ZERO
Unconditional branch to label NON-ZERO
ZERO: (Microcode that causes replacement of program counter with address offered in instruction)
Branch to interrupt or fetch cycle.
NON -ZERO: (Microcode that can set flags if desired indicating branch hasn't taken place).
Branch to interrupt or fetch cycle. (For Next- Instruction Cycle)
Common channel signalling ? Common channel signalling requires no additional transmission help or facilities.
2. Explain any ten CASE tools
Describe your choice specifically and fully, explaining and discussing at length in what respects the advance builds upon or departs from present technology or practice and the sev
What is a Deadlock? Deadlock is a situation, in that processes never complete executing and system resources are tied-up, preventing another job form starting. If the resou
In this technique, operand field of instruction includes an address and an index register thatcomprises an offset. This addressing scheme is normally used to address the consecutiv
Q. Explain functions of direct memory access? Though CPU intervention in DMA is minimised however it should use path between interfaces that is system bus. So DMA involves an e
Paging supervisor: This part of the operating system built and manages the page tables. If the due to dynamic address translation hardware a page fault occurs exception then
Traffic Capacity is given by? Traffic Capacity = Switching capacity × Theoretical maximum load.
History of Information Technology and Organisations The increasing sophistication in information systems and the growth in their use have been influenced by three main factors
Q. Determine why a new system is required? Feasibility Study: - Feasibility study is the method of defining the current problem determining why a new system is essential and
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd