Explain about combinational circuits, Computer Engineering

Assignment Help:

Q. Explain about Combinational Circuits?

Combinational Circuit is one of the models for parallel computers. In interconnection networks, different processors correspond with each other directly and don't need a shared memory in between. Generally combinational circuit (cc) is a associated arrangement of logic gates with a group of m input lines and a group of n output lines as displayed in Figure. The combinational circuits are mostly made up of different interconnected components organised in the form called stages as displayed in Figure below Figure.

995_Explain about Combinational Circuits.png

Figure: Combinational circuit

557_Explain about Combinational Circuits1.png

Figure: Detailed combinational circuit

It should be noted here there is not any feedback control used in combinational circuits. There are a few terminologies followed in the perspective of combinational circuits like fan in and fan out. Fan in determines total number of input lines connected to every device and fan out determines total number of output lines. In above Figure, the fan is in 3 and fan out is too 3. The subsequent parameters are used for exploring a combinational circuit:

1)  Depth: It means that total number of phases used in combinational circuit beginning from input lines to output lines. E.g. in the depth is 4 because there are four various phases connected to an interconnection network. The other variety of interpretation of depth may be that it determines the worst case time complexity of solving a problem as input is given at the primary input lines and data is transmitted between different phases by the interconnection network and at the end reaches the output lines.

2) Width: It determines the total number of devices connected for a specific phase. E.g. in Figure, there are 4 elements connected to the interconnection network which means that the width is 4. 

3) Size: It determines the total count of devices used in complete combinational circuit. E.g. in Figure size of combinational circuit is 16 which means that (width * depth).


Related Discussions:- Explain about combinational circuits

Determine the objectives of object oriented analysis, Objectives of object ...

Objectives of object oriented analysis After going through this unit, you should be able to: define the concepts of the objects in the system; express desired syste

Explain dynamic server creation briefly, Explain dynamic server creation br...

Explain dynamic server creation briefly. Dynamic Server Creation: If only one server handles one request at a time, each client should wait while the server fulfils the on

Show the features of hyper-threading, Q. Show the Features of Hyper-threadi...

Q. Show the Features of Hyper-threading? The significant characteristics of hyper threading are: i) Improved response time and reaction, as well as increased number of users

Explain about indexed addressing scheme, In this technique, operand field o...

In this technique, operand field of instruction includes an address and an index register thatcomprises an offset. This addressing scheme is normally used to address the consecutiv

Explain combinational logic circuits, Explain Combinational logic circuits ...

Explain Combinational logic circuits Ans. Combinational logic circuits:- (i) Outputs only depend upon present state of the input. (ii) No memory element present or no f

Explain about workstations, Q. Explain about Workstations? The workstat...

Q. Explain about Workstations? The workstations are used for engineering applications like CAD/CAM or other types of applications which need a moderate computing power and rela

Interaction goals, Most interactive products aim to satisfy a variety of us...

Most interactive products aim to satisfy a variety of usability and user experience goals. Fully satisfying all of these goals is rarely, if ever, feasible, either because of pract

Direct mapped cache - computer architecture, Direct Mapping: In this p...

Direct Mapping: In this particular technique, block j of the primary memory maps onto block j modulo 128 of the cache. The primary memory blocks 0,128,256,...is loaded

Example of blocking probability for the three stage network, A three stage ...

A three stage network is realized by using switching matrices of size p x s in stage 1, r x r matrices in stage 2 and s x p matrices in stage 3. Using the Lee's probability graph s

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd