Explain about combinational circuits, Computer Engineering

Assignment Help:

Q. Explain about Combinational Circuits?

Combinational Circuit is one of the models for parallel computers. In interconnection networks, different processors correspond with each other directly and don't need a shared memory in between. Generally combinational circuit (cc) is a associated arrangement of logic gates with a group of m input lines and a group of n output lines as displayed in Figure. The combinational circuits are mostly made up of different interconnected components organised in the form called stages as displayed in Figure below Figure.

995_Explain about Combinational Circuits.png

Figure: Combinational circuit

557_Explain about Combinational Circuits1.png

Figure: Detailed combinational circuit

It should be noted here there is not any feedback control used in combinational circuits. There are a few terminologies followed in the perspective of combinational circuits like fan in and fan out. Fan in determines total number of input lines connected to every device and fan out determines total number of output lines. In above Figure, the fan is in 3 and fan out is too 3. The subsequent parameters are used for exploring a combinational circuit:

1)  Depth: It means that total number of phases used in combinational circuit beginning from input lines to output lines. E.g. in the depth is 4 because there are four various phases connected to an interconnection network. The other variety of interpretation of depth may be that it determines the worst case time complexity of solving a problem as input is given at the primary input lines and data is transmitted between different phases by the interconnection network and at the end reaches the output lines.

2) Width: It determines the total number of devices connected for a specific phase. E.g. in Figure, there are 4 elements connected to the interconnection network which means that the width is 4. 

3) Size: It determines the total count of devices used in complete combinational circuit. E.g. in Figure size of combinational circuit is 16 which means that (width * depth).


Related Discussions:- Explain about combinational circuits

Explain briefly the function of layers, Explain briefly the function of dif...

Explain briefly the function of different layers which are covered under end to end layer connectivity. Different layer are as follows: 1. Transport Layer:  This is res

How e-commerce website works, Procedure The only difference between e-...

Procedure The only difference between e-commerce and conventional commerce is that goods in e-commerce are purchased over the internet using a credit card. Also buying and sel

Differences between batch systems versus real-time systems, Question 1: ...

Question 1: a. Give NINE general properties of an MIS b. Name and explain the THREE main Problems and Issues of EIS Question 2: a. What are information systems for?

Symbol for the new euro currency in my spreadsheet, How can I go in the sym...

How can I go in the symbol for the new Euro currency in my spreadsheet? Ans) Microsoft suggestted a new Tahoma font with the Euro symbol.

How do you get workflow automation in e-business environment, How do you ge...

How do you get workflow automation into e-business environment? In order to run smoothly, organizations frequently standardize processes across the organization and support use

Trusted publisher, State the criteria which a trusted publisher should meet...

State the criteria which a trusted publisher should meet before adding him? Ans) The following criteria should be met by the publisher before adding him to the list. ? The

Which objects are independent transport objects, Which objects are independ...

Which objects are independent transport objects? Domains, Data elements, Tables, Technical settings for tables, Secondary indexes for transparent tables, Structures, Views, Ma

Calculate the propagation delay for output, Problem: (a) Consider the ...

Problem: (a) Consider the following combinational circuit: (i) Calculate the propagation delay for each output. Assume each gate has a delay of 10 ns. (ii) The abo

Data structure, Process: pid start time end time priority t...

Process: pid start time end time priority timeslice list of CPU bursts list of IO bursts (the number of IO burst will always be 1 less than the number of CPU

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd