Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Explain about 4-bit adder-subtractor circuit?
Subtraction operation on binary numbers can be obtained by succession of addition operations only it implies that to achieve subtraction A-B we can find 2's complement of B. This can be computed by 1's complemented and then adding 1 to it. So a common circuit can carry out addition and subtraction operation. A 4-bit adder subtraction circuit is displayed in figure below that is formed by employing XOR gate with each full adder. XOR gate with output 0 is for inspecting overflow.
Figure: 4-bit adder-subtractor circuit
Control input 'x' controls operations it implies that if x =0 then circuit acts as an adder and if x =1 then circuit acts as a subtractor. The operation is summarized as below:
a. When x = 0, c = 0, output of all XOR gates would be same as corresponding input Bi where i = 0 to 3. So Ai and Bi are added by full adders providing Sum Si and carry Ci .
b. When x = 1 output of all XOR gates will be complement of input Bi where i =0 to 3 to that carry C0=1 is added. So circuit finds A plus 2's complement of B which is equal to A-B.
In8085 are of the following statements is not true.A) Co-processor is interfaced in max mode. B) Co-processor is interfaced in MIN mode C )Co-processor is interfaced in max/min mod
When should I use server session pools and connection consumers? Ans) WebLogic JMS executes an optional JMS facility for defining a server-managed pool of server sessions. This
Q. Show the layout of Dvorak-Dealey keyboard? This was one keyboard layout designed to be a challenger to QWERTY layout. This was designed by August Dvorak and William Dealey a
#questifind core radius for single mode operation at 850nm in SI fibre with n1=1.480 & n2=1.47 what is NAon..
Parallel Virtual Machine (PVM): PVM (Parallel Virtual Machine) is portable message passing programming system which is designed to link different heterogeneous host machines to
Explain the architecture of SS7 . A block schematic diagram of the CCITT no. 7 signaling system is demonstrated in figure. Signal messages are passed by the central proces
Virtual memory can be implemented with ? With Segmentation and Paging Virtual memory can be implemented.
What is data hazard in pipelining? What are the solutions? A data hazard is a situation in which the pipeline is stalled due to the data to be operated on are delayed for some
What is linear bounded automation? A linear bounded automation is restricted type of Turing machine where in the tape head isn't permitted to move off the portion of the tape
Explain Pre-emptive scheduling? Pre-emptive scheduling: in its approach, center processing unit can be taken away from a process if there is a require while in a non-pre-empt
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd