Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Explain about 4-bit adder-subtractor circuit?
Subtraction operation on binary numbers can be obtained by succession of addition operations only it implies that to achieve subtraction A-B we can find 2's complement of B. This can be computed by 1's complemented and then adding 1 to it. So a common circuit can carry out addition and subtraction operation. A 4-bit adder subtraction circuit is displayed in figure below that is formed by employing XOR gate with each full adder. XOR gate with output 0 is for inspecting overflow.
Figure: 4-bit adder-subtractor circuit
Control input 'x' controls operations it implies that if x =0 then circuit acts as an adder and if x =1 then circuit acts as a subtractor. The operation is summarized as below:
a. When x = 0, c = 0, output of all XOR gates would be same as corresponding input Bi where i = 0 to 3. So Ai and Bi are added by full adders providing Sum Si and carry Ci .
b. When x = 1 output of all XOR gates will be complement of input Bi where i =0 to 3 to that carry C0=1 is added. So circuit finds A plus 2's complement of B which is equal to A-B.
DefectTracker from Pragmatic Software - Defect Tracker is a fully web-based defect tracking and hold up ticket system that manages issues and bugs, customer needs, test cases, a
give proper code for any kind of project in oop c++
Define the Don't Care States - Simplifying K Maps? The Truth table specifications for a logic function may not to include all possible combinations of the input binary digits for
Consider the following expression. Assume that complement inputs are available. F(A,B,C,D) = ∑m (0,1,3,5,9,12,14) + ∑d (4,10,15) 1. Find minimal expression for SOP. Draw gate ne
Why SRAM are said to be volatile? Because their contents are lost when power is interrupted. So SRAM are said to be volatile.
What is a Decoder ? Ans. Decoder: - This decodes the information. The decoders contain n inputs 7 at the end maximum 2 n outputs since n bit no can decode max 2n infor
Advntages of parallel processing oversequential computation Parallel computing has the following benefits over sequential computing: i) Accumulate time ii) Solves b
For the 8-bit bidirectional register in Figure 3, verify the status of the register after every clock pulse for the LEFT RIGHT /control waveform given. A HIGH on this input permits
example of data dictionary
Structural Classification Flynn's classification examine the behavioural concept and does not receive into consideration the computer's structure. Parallel computers can be cla
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd