Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Expalin the History Of Parallel Computers
The researches with and implementations of use of the parallelism started long back in the 1950's by IBM Corporation. The IBM STRETCH computers also recognized as IBM 7030 were built in 1959. In design of these computers, some new concepts such as overlapping I/O with processing and instruction look ahead were introduced. A serious approach in the direction of designing parallel computers was begun with the development of ILLIAC IV in the year 1964 at University of Illinois. It had a single control unit however multiple processing elements. On this machine, at one time, a single process is executed on different data items by different processing elements. The idea of pipelining was introduced in computer CDC 7600 in 1969. It used pipelined arithmetic unit. In the years 1970-85, the research in this field was focused on the development of vector super computer. In 1976 the CRAY1 was developed by Seymour Cray. Cray1 was a pioneering effort in development of the vector registers. It used main memory only for load and store operations. Cray1 did not access virtual memory and optimized pipelined arithmetic unit and Cray1 had clock speed of 12.5 n.sec. The Cray1 processor evolved up to a speed of 12.5 Mflops on 100 × 100 linear equation solutions. The subsequent generation of Cray known as Cray XMP was developed in the years 1982-84. It was united with 8-vector supercomputers and used a shared memory. Apart from Cray, the giant company producing parallel computers, Control Data Corporation (CDC) of USA, manufactured supercomputers, the CDC 7600. Its vector supercomputers known as Cyber 205 had memory to memory architecture which is, input vector operands were streamed from the main memory to the vector arithmetic unit and results were stored back in the main memory. The benefit of this architecture was, it didn't limit the size of vector operands. The drawback was that it required a very high speed memory so that there will be no speed mismatch between vector arithmetic units and main memory. Producing such high speed memory is very expensive. The clock speed of Cyber 205 was 20 n.sec.
In the 1980's Japan also started producing high performance vector supercomputers. Companies such as NEC, Fujitsu and Hitachi were main manufacturers. Hitachi created S-810/210 and S-810/10 vector supercomputers in 1982. NEC created SX-1 and Fujitsu created VP-200. All these machines used semiconductor technologies to attain speeds at equivalence with Cray and Cyber. However their operating system and vectorisers were poorer than those of American companies.
Q. Explain about Interrupt Procedure? The interrupt procedure uses request header to conclude the function requested by DOS. It also performs all functions for device driver. T
Question: (a) Primary and secondary memory differs in their way they access data: (i) Mention the four generic access methods usually present in a computer system. (ii) E
What is the function of an IP packet screening Router? Explain with the help of a diagram. Function of an IP Packet Screening Router: A screening router is the most fund
Compare the basic COCOMO model with the detailed COCOMO model. COCOMO having of a hierarchy of three increasingly detailed and accurate forms. - Basic COCOMO - is a stati
Efficiency of Vector Processing over Scalar Processing: We know that, a sequential computer processes scalar operands one at a time. Thus, if we have to process a vector of len
Determine the firewall in Intranet technology Firewall remains the basic foundation of Internet and Intranet security, for many users getting into the corporate Intranet would
Q. Explain Open-systems interconnections architecture model The most common network architecture model is the open-systems interconnections (OSI). Figure shows the ISO (Intern
In a frame transmission, CRC stands for? CRC stands for Cyclic Redundancy Check, in a frame transmission.
The combinational circuits employ the comparators for comparing the numbers and storing them on the basis of maximum and minimum functions. Likewise in the interconnection networks
Q. Illustrate Edge-Triggered flip-flops ? Edge-triggered flip-flop is used to synchronize state change at the time of a clock pulse transition in place of constant level. A num
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +1-415-670-9521
Phone: +1-415-670-9521
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd