Execution of a full instruction - computer architecture, Computer Engineering

Assignment Help:

Execution of a full Instruction:

Regard as the instruction:

Add (R3), R1

Executing this particular instruction needed the below described actions:

a) Fetch the instruction

b) Fetch the primary operand (the contents of the memory location pointed to by R3)

c) Perform the addition operation

d) Load the result into R1register

Control Sequence for instruction Add (R3), R1:

PCout, MARin, Read, Select4, Add, Zin
Zout, PCin, Yin, Wait for the MFC
MDRout, IRin
R3out, MARin, Read
R1out, Yin, Wait for MFC
MDRout, Select Y, Add, Zin
Zout, R1in, End

Branch Instructions:

PCout, MARin, Read, Select4, Add, Zin
Zout, PCin, Yin, Wait for the MFC (WFMC)
MDRout, Irin
offset_field_of_IRout, Add, Zin
Zout, PCin, End

Related Discussions:- Execution of a full instruction - computer architecture

Explain the term electronic data interchange (edi), Explain the term Electr...

Explain the term Electronic Data Interchange (EDI). Electronic Data Interchange (EDI) may be generally easy to understand as the replacement of paper-based purchase orders alon

Explain the meaning of listen socket primitive, Explain the meaning of L...

Explain the meaning of LISTEN socket primitive The listen Primitive: After identifying a protocol port a server should instruct the operating system to place a socket

Convert, haw to convert context free grammar to regular grammar

haw to convert context free grammar to regular grammar

Define top-down parsing techniques, Define Top-down parsing Techniques ...

Define Top-down parsing Techniques Top-down parsing can be observed as an attempt to find left-most derivations of an input-stream through searching for parse trees using a top

Data warehouse, 1) Define a job scheduling strategy that will meet business...

1) Define a job scheduling strategy that will meet business requirement of reporting availability by 6am CST for the following cubes? Show the job scheduling dependencies in a pict

State the structure of verilog code you follow, State the structure of Veri...

State the structure of Verilog code you follow? A good template for your Verilog file is shown below. // timescale directive tells the simulator the base units and precision

Xor gate, The XOR gate. The exclusive OR or XOR gate is similar to a tw...

The XOR gate. The exclusive OR or XOR gate is similar to a two input OR gate. The output of an XOR gate is logic 1 only when one input or the other input is high and is 0 when

Evaluate 23 - 48 using the 2's complement method, Perform the 23 - 48 opera...

Perform the 23 - 48 operations using the 2's complement method. Ans. Given 23 - 48 firstly add them 23 0 1 0 1 1 1 - (- 48) +

Interval b/w time of submission and completion of the job, Interval between...

Interval between the time of submission and completion of the job is? Ans. Turnaround time is the interval in between the time of submission and completion of the job.

What is smtp, SMTP is a Protocol used for transferring message among en...

SMTP is a Protocol used for transferring message among end user & Mail Server.

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages