Execution of a full instruction - computer architecture, Computer Engineering

Assignment Help:

Execution of a full Instruction:

Regard as the instruction:

Add (R3), R1

  • Executing this particular instruction needed the below described actions:

a) Fetch the instruction

b) Fetch the primary operand (the contents of the memory location pointed to by R3)

c) Perform the addition operation

d) Load the result into R1register

Control Sequence for instruction Add (R3), R1:

  • PCout, MARin, Read, Select4, Add, Zin
  • Zout, PCin, Yin, Wait for the MFC
  • MDRout, IRin
  • R3out, MARin, Read
  • R1out, Yin, Wait for MFC
  • MDRout, Select Y, Add, Zin
  • Zout, R1in, End

Branch Instructions:

  • PCout, MARin, Read, Select4, Add, Zin
  • Zout, PCin, Yin, Wait for the MFC (WFMC)
  • MDRout, Irin
  • offset_field_of_IRout, Add, Zin
  • Zout, PCin, End

 


Related Discussions:- Execution of a full instruction - computer architecture

What is data hazard, What is data hazard? Any condition that causes the...

What is data hazard? Any condition that causes the pipeline to stall is known as a hazard. A data hazard is any condition in which either the source or destination operands of

Assignment for statical natural language processing, Hi I study master of ...

Hi I study master of computer science I have assignment for subject statical natural language processing . I need solved due date on 6 May2014 at 11 pm Australia time I need yo

What are the basic components of an expert system, Q. What are the basic co...

Q. What are the basic components of an expert system? ANSWER: There are three components of components: Information, people, and IT components. Information kinds are domain exp

The pre-generated selection screen, With LDB one can change the pre-generat...

With LDB one can change the pre-generated selection screen to their needs Yes with LDB one can alter the pre-generated selection screen.

Array processing, Array Processing We have seen that for performing vec...

Array Processing We have seen that for performing vector operations, the pipelining concept has been taken. There is another method for vector operations. If we have an array o

Decomposition model of parallel programming, The PVM system supports functi...

The PVM system supports functional and data decomposition model of parallel programming. It attaches with C, C++, and FORTRAN. The C and C++ language bindings for the PVM user inte

Explain the linux from scratch system, Problem 1 (a) Explain the RAID ...

Problem 1 (a) Explain the RAID system and explain all possible configurations. (b) Summarize design goals, features and specifications of the Linux ext2 file system. (c

Define the firewall design policy, Define the Firewall Design Policy ...

Define the Firewall Design Policy A lower-level policy that describes how the firewall will handle prevention of access and filtering of services as defined in the above net

What are superscalar processors, What are superscalar processors? Sever...

What are superscalar processors? Several instructions start implementation in the same clock cycle, and the processor is said to use multiple issue. Such processors are capable

Explain about instruction register and flags, Q. Explain about Instruction ...

Q. Explain about Instruction Register and Flags? The Instruction Register: It comprises the operation code (opcode) and addressing mode bits of the instruction. It assists in

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd