Example of blocking probability for the three stage network, Computer Engineering

Assignment Help:

A three stage network is realized by using switching matrices of size p x s in stage 1, r x r matrices in stage 2 and s x p matrices in stage 3. Using the Lee's probability graph show that the Blocking Probability for the three stage network is given by PB = [1 - (a/k)2]s here, Where k = s / p and α = Inlet utilization factor.

LEE'S Graph for a Three Stage Network

For a three stage network;

One path from input to output=2 links in series=link among stage 1 and stage 2+link among stage 1 and stage 2

Assume that β = probability such that a link is busy

Therefore 1- β = probability such that a link is free

That is the probability such that a particular link (for example 1-2) by first stage to second stage is available = l- β.

Likewise the probability that a particular link (for example 2-3) from second stage to third stage is available = l-β

More probability that both of such links are available = (l- β) (1- β)= (1- β)2

 Probability is that a particular path is busy = [1-(1- β)2]

There are now S parallel paths in between input and output, therefore so probability that all they are busy = [l-[1-β)2]S = PB

Hence,

PB = [l-[1-β)2]5

If α = Inlet utilization factor, that is probability that an inlet at first stage is busy

 After that β = (α/s)p,

putting s/p = k

β = α/k therefore PB = [l-[1-( α/k))2]5


Related Discussions:- Example of blocking probability for the three stage network

Show the process of message passing, Q. Show the process of message passing...

Q. Show the process of message passing? The subsequent issues are determined by system in process of message passing: 1)  Whether receiver is prepared to receive message

Gantt chart, The Gantt chart shows the several activities of each processor...

The Gantt chart shows the several activities of each processor with respect to progress in time in idle-overhead -busy modes with respect to each processor. Kiviat diagram:  Th

What is demand paging, What is major difference between the Historic Unix a...

What is major difference between the Historic Unix and the new BSD release of Unix System V in terms of Memory Management? Historic Unix uses Swapping - Whole process is tran

Explain the categories of design patterns, Question: (a) Explain the th...

Question: (a) Explain the three categories of design patterns. Give two examples from each category. (b) When describing a pattern what is the purpose of "The Intent", an

Non-repudiation achieved in designing e-cash based system, How can non-repu...

How can non-repudiation be achieved into designing e-cash based system? E-cash is fundamentally an online solution. The buyer should validate the coins by the issuer so as to g

Explain the use of functions in parallel programming, Q. Explain the Use of...

Q. Explain the Use of functions in parallel programming? include "pvm3.h" main() {    int cc, tid, msgtag;    char buf[100];    printf("%x\n", pvm_mytid());

Determine what part of global array to work on thread number, Q. Determine ...

Q. Determine what part of global array to work on thread number? #include void subdomain(float x[ ], int istart, int ipoints) { int i; for (i = 0; i x[istart+

Microprocessors and motherboards, Module Learning Outcomes for This Assignm...

Module Learning Outcomes for This Assignment 1. Design and minimize a digital electronic circuit using logic devices from ttl and cmos. 2. Explain the hardware design of

Evaluate sop expression, Q. For function F(x,y,z) = ∑m(0,1,2,6,7) using TRU...

Q. For function F(x,y,z) = ∑m(0,1,2,6,7) using TRUTH TABLE only.   1. Find SOP expression 2. Implement this simplified expression using two level AND-to-OR gate network 3. I

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd