Example of blocking probability for the three stage network, Computer Engineering

Assignment Help:

A three stage network is realized by using switching matrices of size p x s in stage 1, r x r matrices in stage 2 and s x p matrices in stage 3. Using the Lee's probability graph show that the Blocking Probability for the three stage network is given by PB = [1 - (a/k)2]s here, Where k = s / p and α = Inlet utilization factor.

LEE'S Graph for a Three Stage Network

For a three stage network;

One path from input to output=2 links in series=link among stage 1 and stage 2+link among stage 1 and stage 2

Assume that β = probability such that a link is busy

Therefore 1- β = probability such that a link is free

That is the probability such that a particular link (for example 1-2) by first stage to second stage is available = l- β.

Likewise the probability that a particular link (for example 2-3) from second stage to third stage is available = l-β

More probability that both of such links are available = (l- β) (1- β)= (1- β)2

 Probability is that a particular path is busy = [1-(1- β)2]

There are now S parallel paths in between input and output, therefore so probability that all they are busy = [l-[1-β)2]S = PB

Hence,

PB = [l-[1-β)2]5

If α = Inlet utilization factor, that is probability that an inlet at first stage is busy

 After that β = (α/s)p,

putting s/p = k

β = α/k therefore PB = [l-[1-( α/k))2]5


Related Discussions:- Example of blocking probability for the three stage network

What is the cih, CIH, also known  as Chernobyl or Spacefiller, is a Microso...

CIH, also known  as Chernobyl or Spacefiller, is a Microsoft Windows computer virus which first emerged in 1998. It is one of the most damaging viruses, overwriting critical inform

Name a different return types of a controller action method, The following...

The following are just a few return types of a controller action process. In common an action process can return an instance of an any class that derives from Action Result class.

Reduce minimum literals and derive their complements, Q. Reduce following t...

Q. Reduce following to minimum literals and derive their complements. 1. [(AB)'A][(AB)'B] 2. ABC(ABC' + AB'C + A'BC) 3. (A+C+D) (A+C+D') (A+C'+D)(A+D')

Illustrate about the problem statement, Illustrate about the Problem statem...

Illustrate about the Problem statement Problem statement would not be incomplete, inconsistent and ambiguous. Try to state the requirements precisely and point to point. Do no

Determine the o/p for JK flip flop with J=1 & K=0, For JK flip flop with J=...

For JK flip flop with J=1, K=0, the output after clock pulse will be ? Ans. The output will be 1 after clock pulse.

Dataset accept changes and data adapter update method, Explain Dataset Acce...

Explain Dataset Accept Changes and Data Adapter Update methods?  Data Adapter Update method Calls the respective INSERT, UPDATE, or DELETE statements for every inserted, update

What is visibility give uml notation, What is visibility give UML notation?...

What is visibility give UML notation? Visibility refers to the ability of a process to reference a feature from another class and has possible valued of public, private, protec

What are links and associations, What are links and associations? Link ...

What are links and associations? Link is a physical or conceptual connection between objects. A link is an instance of an association.  Association is a explanation of group

Define the while loop, The while Loop The while loop repeats a statemen...

The while Loop The while loop repeats a statement until the test at the top proves false. As an example, here is a function to return the length of a string. int string_leng

What are different types of verilog simulators, What are Different types of...

What are Different types of Verilog Simulators? There are essentially two types of simulators available. -  Event Driven -  Cycle Based

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd