Example of blocking probability for the three stage network, Computer Engineering

Assignment Help:

A three stage network is realized by using switching matrices of size p x s in stage 1, r x r matrices in stage 2 and s x p matrices in stage 3. Using the Lee's probability graph show that the Blocking Probability for the three stage network is given by PB = [1 - (a/k)2]s here, Where k = s / p and α = Inlet utilization factor.

LEE'S Graph for a Three Stage Network

For a three stage network;

One path from input to output=2 links in series=link among stage 1 and stage 2+link among stage 1 and stage 2

Assume that β = probability such that a link is busy

Therefore 1- β = probability such that a link is free

That is the probability such that a particular link (for example 1-2) by first stage to second stage is available = l- β.

Likewise the probability that a particular link (for example 2-3) from second stage to third stage is available = l-β

More probability that both of such links are available = (l- β) (1- β)= (1- β)2

 Probability is that a particular path is busy = [1-(1- β)2]

There are now S parallel paths in between input and output, therefore so probability that all they are busy = [l-[1-β)2]S = PB

Hence,

PB = [l-[1-β)2]5

If α = Inlet utilization factor, that is probability that an inlet at first stage is busy

 After that β = (α/s)p,

putting s/p = k

β = α/k therefore PB = [l-[1-( α/k))2]5


Related Discussions:- Example of blocking probability for the three stage network

Retina - biometric computer security systems, Retina - Biometric Computer S...

Retina - Biometric Computer Security Systems The next security technology that explained in this report is retina security technology which is very famous in a lot of spy movi

What is store program control, What is store program control (SPC)?  I...

What is store program control (SPC)?  In  stored  program  control  systems,  a  set  of  instructions  or  program  to  the computer  is  stored  in  its  memory  and  instru

SIDE EFFECT , EXPLAIN SIDE EFFECT OF SCAN CONVERSION WITH DIGRAM

EXPLAIN SIDE EFFECT OF SCAN CONVERSION WITH DIGRAM

Mips - computer architecture, MIPS - computer architecture: The MIPS ...

MIPS - computer architecture: The MIPS ISA, so far 3 instruction formats Fixed 32-bit instruction 3-operand, load-store architecture 32 general-purpose register

Explain time switching, Explain Time Switching. Time Switches: The ...

Explain Time Switching. Time Switches: The principle of a time switch is demonstrated in figure. This connects an incoming n channel PCM highway to an outgoing n channel PC

Instruction set architecture - computer architecture, Instruction Set Archi...

Instruction Set Architecture:                             Instruction set architecture cycle-it is smallest unit of time in a processor. superscalar processor

What is digital signature, Digital Signature is Software to recognize si...

Digital Signature is Software to recognize signature

Explain region, What is a Region? A Region is a continuous area of a p...

What is a Region? A Region is a continuous area of a process's address space (like text, data and stack). The kernel in a "Region Table" that is local to the process mainta

Is tcp connection-oriented?, Q. Is tcp Connection-oriented? TCP is conn...

Q. Is tcp Connection-oriented? TCP is connection-oriented. This means a connection is established between source and destination machines before any data is sent it implies tha

Types of bus - computer architecture, Types of Bus: Synchronous Bus ...

Types of Bus: Synchronous Bus All devices gain timing information from a common clock line. Each of these intervals constitutes a bus cycle at the time duration w

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd