Example of blocking probability for the three stage network, Computer Engineering

Assignment Help:

A three stage network is realized by using switching matrices of size p x s in stage 1, r x r matrices in stage 2 and s x p matrices in stage 3. Using the Lee's probability graph show that the Blocking Probability for the three stage network is given by PB = [1 - (a/k)2]s here, Where k = s / p and α = Inlet utilization factor.

LEE'S Graph for a Three Stage Network

For a three stage network;

One path from input to output=2 links in series=link among stage 1 and stage 2+link among stage 1 and stage 2

Assume that β = probability such that a link is busy

Therefore 1- β = probability such that a link is free

That is the probability such that a particular link (for example 1-2) by first stage to second stage is available = l- β.

Likewise the probability that a particular link (for example 2-3) from second stage to third stage is available = l-β

More probability that both of such links are available = (l- β) (1- β)= (1- β)2

 Probability is that a particular path is busy = [1-(1- β)2]

There are now S parallel paths in between input and output, therefore so probability that all they are busy = [l-[1-β)2]S = PB

Hence,

PB = [l-[1-β)2]5

If α = Inlet utilization factor, that is probability that an inlet at first stage is busy

 After that β = (α/s)p,

putting s/p = k

β = α/k therefore PB = [l-[1-( α/k))2]5


Related Discussions:- Example of blocking probability for the three stage network

What is domain analysis, What is domain analysis? Domain analysis is c...

What is domain analysis? Domain analysis is concerned with devising a precise, concise, understandable and correct model of the real world. Analysis starts with problem statem

Classified the vlsi technology, The VLSI technology is still developing. Mo...

The VLSI technology is still developing. More and more powerful microprocessors and more storage space now are being put in single chip. One question that we have still not conside

Explain working of bit serial associative processor, Q. Explain working of ...

Q. Explain working of Bit Serial Associative Processor? When associative processor accepts bit serial memory organization subsequently it is known as bit serial associative pr

Explain the high level Language - computer programming, Explain the High Le...

Explain the High Level Language? The programming language such as FORTRAN, C, or Pascal that enables a programmer to write programs those are more or less independent of a parti

Bit manipulation techniques, We can also use the logical operators to numbe...

We can also use the logical operators to numbers directly and  perform simple bit manipulation . The operators are     &  Bitwise AND     |  Bitwise OR     ^  Bitwise exclusiv

External communication interfaces, External interface is interface between ...

External interface is interface between I/O interface and peripheral devices. Interface can be characterised into 2 main categories: (a) parallel interface and (b) serial interface

Raid and data stripping, Explained RAID? Ans: High performance devices ...

Explained RAID? Ans: High performance devices tend to be costly. So we can gain very high performance at a reasonable cost using a number of low-cost devices operating in paral

Define the translator which perform macro expansion, Define the translator ...

Define the translator which perform macro expansion is known as a                      Macro pre-processor is the translator which perform macro expansion

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd