Example of blocking probability for the three stage network, Computer Engineering

Assignment Help:

A three stage network is realized by using switching matrices of size p x s in stage 1, r x r matrices in stage 2 and s x p matrices in stage 3. Using the Lee's probability graph show that the Blocking Probability for the three stage network is given by PB = [1 - (a/k)2]s here, Where k = s / p and α = Inlet utilization factor.

LEE'S Graph for a Three Stage Network

For a three stage network;

One path from input to output=2 links in series=link among stage 1 and stage 2+link among stage 1 and stage 2

Assume that β = probability such that a link is busy

Therefore 1- β = probability such that a link is free

That is the probability such that a particular link (for example 1-2) by first stage to second stage is available = l- β.

Likewise the probability that a particular link (for example 2-3) from second stage to third stage is available = l-β

More probability that both of such links are available = (l- β) (1- β)= (1- β)2

 Probability is that a particular path is busy = [1-(1- β)2]

There are now S parallel paths in between input and output, therefore so probability that all they are busy = [l-[1-β)2]S = PB

Hence,

PB = [l-[1-β)2]5

If α = Inlet utilization factor, that is probability that an inlet at first stage is busy

 After that β = (α/s)p,

putting s/p = k

β = α/k therefore PB = [l-[1-( α/k))2]5


Related Discussions:- Example of blocking probability for the three stage network

Illustrate about the single inheritance, Illustrate about the single inheri...

Illustrate about the single inheritance During inheritance, superclass feature may by override by a subclass defining that feature with the same name. The overriding features (

Form an 8 bit adder using 2 four bit adder IC's 7483, How will you form an ...

How will you form an 8 bit adder using 2 four bit adder IC's 7483? Ans: 4 bit adder IC is IC 7483. This has two four bit data inputs and output carry, 4 bit data output carr

Basic tradeoff of concerns for instruction set design, Q. Basic Tradeoff of...

Q. Basic Tradeoff of concerns for instruction set design? Basic Tradeoff: Smaller instruction (less space) vs. desire for more powerful instruction repertoire. Generally p

Explain extranet, Extranet : Extranet is Extension of an Intranet that ...

Extranet : Extranet is Extension of an Intranet that makes the latter accessible to outside companies or individuals with or without an intranet. It is also described as a coll

Explain the working of a 4-bit SISO shift register, Using D-Flip flops and ...

Using D-Flip flops and waveforms explain the working of a 4-bit SISO shift register. Ans. Serial In-Serail Out Shift Register: Fig.(a) demonstrates a 4 bit serial in-serial out

Explain functions of direct memory access, Q. Explain functions of direct m...

Q. Explain functions of direct memory access? Though CPU intervention in DMA is minimised however it should use path between interfaces that is system bus. So DMA involves an e

Rationales for an effective and independent regulator, Question: (a) W...

Question: (a) What are the rationales for an effective and independent regulator? (b) Across Africa, regulators have established Universal Service Funds (USFs) in order to

Explain virtual address, What is virtual address? The binary address th...

What is virtual address? The binary address that the processor used for either instruction or data known as virtual address.

Program that will blink as led, Take the last two digits of your UTCID. Thi...

Take the last two digits of your UTCID. This is your duty cycle in percent. If your duty cycle is less than 10%, add 30 to your number. Create an assembly program that runs on t

use and benefits of object-oriented programming, The Chocolate Delights Ca...

The Chocolate Delights Candy Company requires to add the following functionality to its cash register: When a customer is checking out, the cash register requires keeping the ne

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd