Evaluate supply and the supply power factor, Electrical Engineering

Assignment Help:

Q. Two balanced, three-phase, wye-connected loads are in parallel across a balanced three-phase supply. Load 1 draws a current of 20 A at 0.8 power factor leading, and load 2 draws a current of 30 A at 0.8 power factor lagging. For the combined load compute:

(a) The current taken from the supply and the supply power factor.

(b) The total real power in kW supplied by the source, if the supply voltage is 400 V.


Related Discussions:- Evaluate supply and the supply power factor

Circuit theory ., it''s 3 assignments and each assignment have 7 questions ...

it''s 3 assignments and each assignment have 7 questions so each assignment have 1 hour when I open it I have only 1 hour to finish it I can show him or her the practice question t

Sketch the inductor voltage and stored energy, (a) Consider a 5-µH inductor...

(a) Consider a 5-µH inductor to which a current source i(t) is attached, as shown in Figure (b). Sketch the inductor voltage and stored energy as a function of time. (b) Let a v

Module of the rated currents - transformer, Module of the rated currents - ...

Module of the rated currents - transformer: The transformer of the Face(Figure) 2 is a transformer of type Delta-Y (the neutral of Y is grounded). The rated output is of 1500

Effect of feedback on stability, Q. Effect of feedback on stability? Le...

Q. Effect of feedback on stability? Let us consider the direct transfer function of the unstable first-order system of Figure (a). The transfer function is given by whe

memory to register , Memory  to Register This  instruction is used to...

Memory  to Register This  instruction is used to copy the contents of a memory  locations whose  address is specified by the HL register  pair to any register. Before  using th

Metering standards, Metering Standards Relevant standards on metering ...

Metering Standards Relevant standards on metering are given in Table. Table: Relevant Metering Standards  Standards Description

De multiplexing address data bus, De multiplexing Address Data Bus (AD 7 - ...

De multiplexing Address Data Bus (AD 7 - AD 0 ) As it is already discussed that  lower  order address bus (A 7 - A 0 )  is multiplexed  with data bus (D 7 - D 0 ). Hence  pins

Consider four cases of operation and explain jk flip-flop, Q. J and K are t...

Q. J and K are the external inputs to the JKFF shown in Figure. Note that gates 1 and 2 are enabled only when the clock pulse is high. Consider the four cases of operation and expl

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd