Error handling in hard disk, Computer Engineering

Assignment Help:

Error handling in Hard disk in computer architecture:

Modern drives also make widespread use of Error Correcting Codes (ECCs), specifically Reed-Solomon error correction. These techniques store additional bits for each block of data that are resolute by mathematical formulas. The extra bits permit many errors to be fixed. Whereas these additional bits occupy space on the hard drive, they permit higher recording densities to be employed, resulting in much higher storage capacity for user data. In the year 2009, in the newest drives, low-density parity-check codes (LDPC) are supplanting Reed-Solomon. LDPC codes are able performance near to the Shannon Limit and therefore allow for the highest storage density available.

Typical hard drives effort to "remap" the data in a physical sector that will be bad to a spare physical sector-hopefully whilst the number of errors in that bad sector is still little enough that the E CC can fully recover the data without loss.

 

 


Related Discussions:- Error handling in hard disk

Linear array-various interconnection networks-fully connecte, Linear Array ...

Linear Array This is a mainly fundamental interconnection pattern.  In this processors are linked in a linear one-dimensional array. The intial and last processors are linked w

Nature of intelligence, From the early AI pioneering stage the research ...

From the early AI pioneering stage the research emphasis has been on developing machines with intelligent behaviour. Machine intelligence however is hard to achieve. Some

Design requirements of combinational logic, What are the requirements to de...

What are the requirements to design Combinational Logic ? Ans . Design Requirements of Combinational Logic:- (i) By the specifications of circuit, we find out the

Explain about integration levels, Q. Explain about Integration Levels? ...

Q. Explain about Integration Levels? Initially only few gates were integrated consistently on a chip. This initial integration was termed as small-scale integration (SSI). With

What is uml architecture, Takes care structural and behavioural aspect of a...

Takes care structural and behavioural aspect of a software system. Contains software usage, functionality, performance, economic, reuse, and technology constraints.

Why timing signal distributor required, Q. Why Timing Signal Distributor r...

Q. Why Timing Signal Distributor required? What do you mean by Memory Cycle? How many Memory Cycles required for following instructions: 1. ADD 2. CLEAR and ADD 3. DC

Find blocking probably in 100-line strowger switching system, Calculate the...

Calculate the blocking probably Pb in 100 line strowger switching system where 10 calls are in progress and 11th one arrives, probably that there is a call in a given decade = 1/10

What will be the output of JK flipflop for J = 0 and K=1, For JK flipflop J...

For JK flipflop J = 0, K=1, the output after clock pulse will be ? Ans. J=0 and K=1, such inputs will reset the flip-flop, after the clock pulse. Therefore whatever be the earlie

Sequential execution of instructions in risc, Q. Sequential Execution of In...

Q. Sequential Execution of Instructions in RISC? Let's describe pipelining in RISC with an illustration program execution sample. Take the given program (R denotes register).

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd