Error detecting code - parity bit, Computer Networking

Assignment Help:

Error Detecting Code - Parity bit:

The general idea for achieving error detection and correction is to add some redundancy (i.e., some extra data) to a message, which receivers can use to check consistency of the delivered message, and to recover data determined to be erroneous. An error-detection scheme may be combined with a system for retransmissions of erroneous data

 A parity bit is a bit that is added to a group of source bits to ensure that the number of set bits (i.e., bits with value 1) in the outcome is even or odd. It is a very simple scheme that can be used to detect single error in the output.

2156_Error Detecting Code - Parity bit.png

Fig. Transmit data using a parity bit


Related Discussions:- Error detecting code - parity bit

Show scalability and reliability of computer network, How do you account fo...

How do you account for higher scalability and reliability of computer network? Ans: Computer network will have a large number of computers, which can share database, software

Barters, What is a OSI layer 2 device called a "barter"?

What is a OSI layer 2 device called a "barter"?

Explain about the middleware support, Explain about the Middleware support ...

Explain about the Middleware support All the connectivity interface related tools come under the category of middleware. Middleware provides the link for data exchange between

Define the method of encryption and decryption using by ssl, Encryption/dec...

Encryption/decryption using by SSL Once a session is established, the SSL generates a session key using public-key encryption to exchange information between the client and ser

Which two commands shows the cisco ios filename, These two command show the...

These two command show the cisco IOS filename a) show ver b) show flash

Routing protocol used in design a banking network, You have been asked to d...

You have been asked to design a Banking Network with two primary types of locations.  Branches that will have 3 subnets, one /25 subnet one /26 subnet for ABMS and one /26 s

How many cycles are lost for instruction accessing memory, 1.  A computer s...

1.  A computer system has a two-level memory cache hierarchy. The L1 cache has a zero hit penalty, a miss penalty of 5 ns and a hit rate of 95 percent. The L2 cache has a miss pena

Systolic array, Systolic Array This interconnection network is a kind o...

Systolic Array This interconnection network is a kind of pipelined array architecture and it is designed for multidimensional flow of data. It is used for executing fixed algor

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd