Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Equivalent Circuit :
The equivalent circuit of a UJT is shown in fig. The P - N junction represented in the emitter by a diode. Silicon bar being lightly doped has a high resistance and can be represented as two resistors connected in series RB from base 1 to point A and RB2 from base 2 to point A, as shown in fig. the resistance RB is shown as a variable resistor since its magnitude varies with the emitter current IE. In fact, for a typical UJT, RB may vary from 5 k down to 50. For a corresponding change of emitter current IE from 0 to 50 n A. the total resistance of silicon bare from one end to the other end i.e., the resistance between B2 and B1 with emitter terminal E open is called the inter base resistance RBB. From the equivalent circuit shown in fig. it is obvious that with a voltage VBB applied between B2 and B1 as shown in the figure, the voltage at the junction of RB1 and RB2 is.
Q. (a) Two amplifiers, which can be represented by the model of Figure of the text, are connected in cascade (that is, head to tail), as shown in Figure. Let their parameters be R
Q. Explain the working of a darlington pair? This is two transistors connected together so that the current amplified by the first is amplified further by the second transistor
WHAT ABOUT THE STABILITY IF WE USE COMPENSATOR
Q. Obtain the truth table for the logic block shown in Figure
Q. Athree-phase, 60-Hz substation bus supplies two wye-connected loads that are connected in parallel through a three-phase feeder that has a per phase impedance of 0.5 + j2 . Loa
project to write a program to simulate a dc motor on a matlab
What is memory mapping? The assignment of memory addresses to several registers in a memory chip is known as memory mapping.
analysis
Ask question #Madvantages of 4 bit binary adder inimum 100 words accepted#
Q. explain the architecture of SS7 and compare with seven-layer OSI architecture. Ans: A block schematic diagram of CCITT no. 7 signalling system is displayed in figure. Sig
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +1-415-670-9521
Phone: +1-415-670-9521
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd