Ending transactions - data phase, Computer Engineering

Assignment Help:

Ending transactions:

Either side may request that a burst end after the present data phase. Simple PCI component that do not support multi-word bursts will always request this instantaneously. Even devices that do support bursts will have some restriction on the maximum length they can support, like as the end of their addressable memory.

The initiator can mark any data phase as the last one in a transaction by deserting FRAME# at the same time as it asserts IRDY#. The cycle after the target asserts TRDY#, the last data transfer is complete, both sides dessert their individual RDY# signals, and the bus is make idle again. The master may not dessert FRAME# before asserting IRDY#, nor may it assert FRAME# whereas it waiting, with IRDY# asserted, for the target to assert TRDY#.

The only minor exception is a master abort termination is happen when no target responds with DEVSEL#. Clearly, it is useless to wait for TRDY# in such type of case. However, even in this case, the master has to assert IRDY# for at least 1 cycle after deserting FRAME#. (Usually, a master will assert IRDY# before retain DEVSEL#, so it have to simply hold IRDY# asserted for 1 cycle longer.) It is to ensure that bus turnaround timing rules are obeyed on the FRAME# line.

The target requests the initiator end a burst by asserting STOP#. The initiator will then finish the transaction by deserting FRAME# at the next legal chance. If it desires to transfer any more data, it will continue in a separate transaction. There are various ways to do this:

Disconnect with data

If the target asserts TRDY # and STOP # at the same time, it indicates that the target wishes this to be the last data phase. For instance, a target that does not support burst transfers will always do it to force single-word PCI transactions. It is the most efficient way for a target to stop a burst.

Disconnect without data

If the target asserts STOP# without asserting TRDY#, it indicates that the target desire to stop without transferring data. STOP# is considered corresponding to TRDY# for the purpose of ending a data phase, but data is not transferred.

Retry

A Disconnection without data before transferring any data is a retry and unlike other type PCI transactions, PCI initiators are needed to pause slightly before continuing the operation. Observe the PCI specification for details.


Related Discussions:- Ending transactions - data phase

Why are binary, Q. Why are binary, octal and hexadecimal used for computer ...

Q. Why are binary, octal and hexadecimal used for computer applications? Q. Perform the following: (189.3) 10 = (?) 2

What is pli, What is PLI Programming  Language  Interface  (PLI)  of  V...

What is PLI Programming  Language  Interface  (PLI)  of  Verilog  HDL  is  a  mechanism  to  interface  Verilog programs  with  programs  written  in  C  language.  It also pro

Explain applications of parallel processing, APPLICATIONS OF PARALLEL PROCE...

APPLICATIONS OF PARALLEL PROCESSING Parallel computing is an development of sequential computing which tries to emulate what has always been the condition of affairs in natural

Features added in message passing interface-2, Q. Show the Features added i...

Q. Show the Features added in message passing interface-2 Input/output Single-sided operations for remote memory access Binding for C++ Dynamic process managem

Explain about theta notation, Q. Explain about Theta Notation? Theta Θ...

Q. Explain about Theta Notation? Theta Θ Notation : The set Θ (g(n)) comprises all functions f(n) for that there exist positive constants c1,c2 such that f(n) is squeezed in b

Control of program, Example:                         CMP    AX,BX    ;...

Example:                         CMP    AX,BX    ; compare instruction: sets flags JE        THERE    ; if equal then skip the ADD instruction  ADD  AX, 02    ; add 02

Single instruction and multiple data stream (simd), Single Instruction and ...

Single Instruction and Multiple Data stream (SIMD) In this organisation, multiple processing elements are working under the control of a one control unit. It has multiple data

What is a demultiplexer, What is a Demultiplexer ? Ans. Demultiplex...

What is a Demultiplexer ? Ans. Demultiplexer has similar circuit as decoder but here E is obtained as the particular input line, the output lines are similar as decode

Indias parallel computers, Parallel Computers In India, the design and ...

Parallel Computers In India, the design and development of parallel computers in progress in the early 80?s. The Indian Government recognized the Centre for Development of Adva

Determine what is the frame rate and frame duration, (i)  A multiplexer com...

(i)  A multiplexer combines four 100-Kbps channels using a time slot of 4 bits. Each Frame has the size of 16 bits. a)  Show the output with the four inputs as shown in the figu

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd