Emitter bias, Electrical Engineering

Assignment Help:

Emitter bias:

596_Emitter bias.png

Figure: Emitter bias

While a split supply (dual power supply) is accessible, this biasing circuit is the very much effective, and gives zero bias voltage at the emitter or collector for load. The negative supply VEE is employed to forward-bias the emitter junction by RE. The positive supply VCC is employed to reverse-bias the collector junction. Just only two resistors are essential for the common collector stage and 4 resistors for the common emitter or common base stage.

We know that,

VB - VE = Vbe

If RB is sufficiently small, base voltage will be almost zero. Hence emitter current is,

IE = (VEE - Vbe)/RE

The operating point is independent of β if RE >> RB

Merit:

Good stability of operating point identical to voltage divider bias.

Demerit:

This type can just only be used while a split (dual) power supply is available.


Related Discussions:- Emitter bias

Is the mosfetoperating in the active region, Q. A depletion MOSFET is given...

Q. A depletion MOSFET is given to have large V A , V P = 2.8V, I DSS = 4.3 mA, v DS = 4.5V,and v GS = 1.2V. (a) Is theMOSFEToperating in the active region? (b) Find iD.

D flip-flop - latch or delay element, Q. D flip-flop - latch or delay eleme...

Q. D flip-flop - latch or delay element? The symbol for the clocked D flip-flop is shown in Figure (a), in which the two output terminals Q and ¯ Q behave just as in the SRFF,

Electric discharge machining process, Describe the following in Electric di...

Describe the following in Electric discharge Machining Process(EDM). a) Dielectric fluids & their characteristic b) Electrodo feed Control c) Flushing System

Engine management systems for ic engines, In continuation of Part-B, the st...

In continuation of Part-B, the student is required to configure an engine management system for the proposed engine and produce a report including the following: A preamble

Transistors, how fet transistor works in self bias

how fet transistor works in self bias

Illustrate sources and loads, Q. Illustrate Sources and Loads? A source...

Q. Illustrate Sources and Loads? A source-load combination is represented in Figure. A node is a point at which two or more components or devices are connected together. A part

Design mux, Design 8:1 Mux for a given function, f=Σ (0, 1,5,7,9, 13)

Design 8:1 Mux for a given function, f=Σ (0, 1,5,7,9, 13)

Mould casting, Mould Casting: Plaster Moulding : In this method, the...

Mould Casting: Plaster Moulding : In this method, the mould is prepared in gypsum or plaster of paris. In practice, the plaster of paris is mixed with tale, asbestos, fibers

Bjt, what is compensation of bjt

what is compensation of bjt

Explain by using a circuit diagram a darlington pair, Q. Explain by using a...

Q. Explain by using a circuit diagram, a ‘Darlington Pair'. Mention its advantages? THE DARLINGTON PAIR : This is a very special way of direct coupling of two transistors. The

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd