Efficiency of vector processing over scalar processing, Computer Engineering

Assignment Help:

Efficiency of Vector Processing over Scalar Processing

As we know a serial computer processes single scalar operands at a time. So if we have to process a vector of length 'n' by the sequential computer then vector should be divided into n scalar steps and implemented one by one.

E.g. think about the following vector addition:

    A + B → C

The vectors are of length 500. This operation by the serial computer can be specified by 500 add instructions as written below:

969_Efficiency of Vector Processing over Scalar Processing.png

If we execute the same operation by a pipelined vector computer then it doesn't break the vectors in 500 add statements. Since a vector processor has the set of vector instructions which allow the operations to be specified in one vector instruction like:

                                                    A (1:500) + B (1:500) → C (1:500)

Each vector operation can be broken internally in scalar operations however they are executed concurrently which yields in much faster execution as compared to serial computer. So the benefit of using vector processing over scalar processing is it eliminates the overhead caused by the loop control needed in a serial computer.


Related Discussions:- Efficiency of vector processing over scalar processing

Why timing signal distributor required, Q. Why Timing Signal Distributor r...

Q. Why Timing Signal Distributor required? What do you mean by Memory Cycle? How many Memory Cycles required for following instructions: 1. ADD 2. CLEAR and ADD 3. DC

Public key infrastructure solutions, Public Key Infrastructure solutions ...

Public Key Infrastructure solutions The use of public-key based security systems requires great attention and due care in design and management of security features. The secur

Give the example of first come first served scheduling, Consider  the  foll...

Consider  the  following set of jobs with  their  arrival  times,  execution  time  (in minutes), and deadlines. Job Ids Ar r ival Time E

Integrating virtual memory, Integrating Virtual Memory, TLBs, and Caches - ...

Integrating Virtual Memory, TLBs, and Caches - computer architecture:   There are 3 types of misses: 1. a cache miss 2. TLB miss 3. a page fault 2 techniqu

What does a lock object involve, What does a lock object involve? The t...

What does a lock object involve? The tables. The lock argument.

Transition management system, please help me with psudocode for schedule ma...

please help me with psudocode for schedule management which contains stakeholder and application table

What are different edi components and edi services, What are different EDI ...

What are different EDI components and EDI services? Different EDI components and EDI services are illustrated as: Three main components including services in EDI System are

Explain the edge-triggered j-k flip-flop, Explain the Edge-triggered J-K fl...

Explain the Edge-triggered J-K flip-flop? The J-K flip-flop works extremely similar to S-R flip-flop. The merely difference is that this flip-flop has NO invalid state.

Determine the primary memory of the server, Determine the primary memory of...

Determine the primary memory of the server The keys used for accessing the server are held at a secret location in the primary memory of the server. This area or location is hi

State about the multiple inheritance, State about the multiple inheritance ...

State about the multiple inheritance multiple inheritance is shown in Figure. In this, one class is inherited from more than one class.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd