Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Efficiency of Vector Processing over Scalar Processing
As we know a serial computer processes single scalar operands at a time. So if we have to process a vector of length 'n' by the sequential computer then vector should be divided into n scalar steps and implemented one by one.
E.g. think about the following vector addition:
A + B → C
The vectors are of length 500. This operation by the serial computer can be specified by 500 add instructions as written below:
If we execute the same operation by a pipelined vector computer then it doesn't break the vectors in 500 add statements. Since a vector processor has the set of vector instructions which allow the operations to be specified in one vector instruction like:
A (1:500) + B (1:500) → C (1:500)
Each vector operation can be broken internally in scalar operations however they are executed concurrently which yields in much faster execution as compared to serial computer. So the benefit of using vector processing over scalar processing is it eliminates the overhead caused by the loop control needed in a serial computer.
With reference to telephone traffic, explain the terms BHCA. BHCA: The number of call attempts in the busy hour is termed as busy hour call attempts (BHCA) that is an importa
Q. In PRAM model steps required for executing an algorithm? Subsequent steps are performed by a PRAM model whenever executing an algorithm: i) Read phase: First the N proc
What are the two ways in which the system using cache can proceed for a write operation? Write by protocol technique Write-back or Copy-back protocol method
What is Register Set Register Set: Register set is used to keep immediate data during the implementation of instruction. This area of processor having of various registers.
Define the term busy hour Busy Hour: Continuous 1- hour period lying completely in the time interval concerned, for that the traffic volume or the number of calls attempts is
Q. Show the liability of CPU in interrupt cycle? In the interrupt cycle the liability of CPU/Processor is to ensure whether any interrupts have happened checking presence of in
When the set of input data to an even parity generator is 0111, the output will be ? Ans. Into even parity generator if number of one is odd then output will be 0.
Define dynamic loading. To get better memory-space utilization dynamic loading is used. With dynamic loading, a routine is not loaded unless it is called. All routines are kept
Example of Prolog: We can say that this is also true if there are four even numbers. Now we have our first rule: • If there are three or four even numbered cards, such play
Learning Abilities of Perceptrons: Conversely computational learning theory is the study of what concepts particular learning schemes as representation and method detail as a
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd