Efficiency of vector processing over scalar processing, Computer Engineering

Assignment Help:

Efficiency of Vector Processing over Scalar Processing

As we know a serial computer processes single scalar operands at a time. So if we have to process a vector of length 'n' by the sequential computer then vector should be divided into n scalar steps and implemented one by one.

E.g. think about the following vector addition:

    A + B → C

The vectors are of length 500. This operation by the serial computer can be specified by 500 add instructions as written below:

969_Efficiency of Vector Processing over Scalar Processing.png

If we execute the same operation by a pipelined vector computer then it doesn't break the vectors in 500 add statements. Since a vector processor has the set of vector instructions which allow the operations to be specified in one vector instruction like:

                                                    A (1:500) + B (1:500) → C (1:500)

Each vector operation can be broken internally in scalar operations however they are executed concurrently which yields in much faster execution as compared to serial computer. So the benefit of using vector processing over scalar processing is it eliminates the overhead caused by the loop control needed in a serial computer.


Related Discussions:- Efficiency of vector processing over scalar processing

What is cartridge drive, Q. What is Cartridge Drive? Cartridge Drive: ...

Q. What is Cartridge Drive? Cartridge Drive: A cartridge is a protective covering or case which is used to hold a magnetic tape, disk, a printer ribbon or toner. Contents are

Calculate quantities from information in bayesian network, 1. A Bayesian ne...

1. A Bayesian network is shown for the variables paper Thickness, paper Alignment and Print Quality. The conditional probabilities are provided in the tables beside the nodes. Here

What is a size category, What is a Size Category? The Size category ve...

What is a Size Category? The Size category verifies the probable space needs of the table in the database.

Handshake control of data transfer - computer architecture, Handshake contr...

Handshake control of data transfer during an input operation:   . Handshake control of data transfer during an output operation o   Interface to CPU and Memory o

What are pages, What are pages? All programs and date are composed of f...

What are pages? All programs and date are composed of fixed length units known as pages. Each page consists of blocks of words that occupy contiguous locations in main memory

Comparison between risc and cisc - computer architecture, Comparison betwee...

Comparison between risc and cisc - computer architecture: CISC  Emphasis on hardware  Includes multi-clock complex instructions  Memory-to-memory

Determine the purpose of GDTR, Elucidate the purpose of GDTR. If the microp...

Elucidate the purpose of GDTR. If the microprocessor sends linear address 00200000H to paging mechanism, which paging directory entry and which page table entry is accessed? GD

Show various RISC processors, Q. Show Various RISC Processors? RISC has...

Q. Show Various RISC Processors? RISC has fewer design bugs and its simple instructions decrease design time. Sodue to all the above important reasons RISC processors have beco

What is wmfc, What is WMFC? WMFC if the control signals that causes the...

What is WMFC? WMFC if the control signals that causes the processor's control circuitry to wait for the arrival of the MFC signal.

Data communication, how CSMA protocol is improved through persistence metho...

how CSMA protocol is improved through persistence methods & collition detection

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd