Efficiency of vector processing over scalar processing, Computer Engineering

Assignment Help:

Efficiency of Vector Processing over Scalar Processing

As we know a serial computer processes single scalar operands at a time. So if we have to process a vector of length 'n' by the sequential computer then vector should be divided into n scalar steps and implemented one by one.

E.g. think about the following vector addition:

    A + B → C

The vectors are of length 500. This operation by the serial computer can be specified by 500 add instructions as written below:

969_Efficiency of Vector Processing over Scalar Processing.png

If we execute the same operation by a pipelined vector computer then it doesn't break the vectors in 500 add statements. Since a vector processor has the set of vector instructions which allow the operations to be specified in one vector instruction like:

                                                    A (1:500) + B (1:500) → C (1:500)

Each vector operation can be broken internally in scalar operations however they are executed concurrently which yields in much faster execution as compared to serial computer. So the benefit of using vector processing over scalar processing is it eliminates the overhead caused by the loop control needed in a serial computer.


Related Discussions:- Efficiency of vector processing over scalar processing

What is the difference between eprom and eeprom, Question 1: (a) Wha...

Question 1: (a) What is the difference between IT (Information Technology) and ICT(Information Communication Technology) (b) Explain why information systems are so im

Software engineering, how many errors will be left after defect amplificat...

how many errors will be left after defect amplification and removal method on the following data design=40 analysis=30 maintenance=20 testing 35 coding 25 take 75% removal efficie

Methods for organising the associative memory, There are two methods for or...

There are two methods for organising the associative memory based on bit slices: Bit parallel organisation: In this organisation every bit slices which are not masked off,

Embedded, explain djnz instruction of intel 8051 microcontroler

explain djnz instruction of intel 8051 microcontroler

What is bank interleaving, Interleaved memory is a method for compensating ...

Interleaved memory is a method for compensating the relatively slow speed of DRAM. The CPU can access alternative sections instantly without waiting for memory to be cached. Multip

How address resolution is performed with table lookup, How address resoluti...

How address resolution is performed with table lookup? Explain with the help of a suitable example. The approach of table lookup to address resolution needs a data structure wh

Interaction between the dynpro and the abap/4, How does the interaction bet...

How does the interaction between the Dynpro and the ABAP/4 Modules takes place? -A transaction is a collection os screens and ABAP/4 routines , controlled and implemented by a

Write heterogeneous functions, Write "heterogeneous" functions If a pro...

Write "heterogeneous" functions If a program uses simulated, dynamically allocated multidimensional arrays, it becomes possible to write "heterogeneous" functions which don't h

Realize x-nor gate using nand gate, Q. A. Which gates are called Universa...

Q. A. Which gates are called Universal Gates? Why? B. State and prove any one of the DeMorgen's Laws. Show that these theorems can be extended up to any number of variables.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd