Draw the power triangle for each load, Electrical Engineering

Assignment Help:

Q. Two balanced, wye-connected, three-phase loads are in parallel across a balanced, three - phase 60- Hz, 208-Vsupply. The first load takes 12 kWat 0.6 power factor lagging, and the second load takes 15 kVA at 0.8 power factor lagging.

(a) Draw the power triangle for each load and for the combination.

(b) What is the total kVA supplied?

(d) Compute the magnitude of the current drawn by each load and drawn from the supply.

(e) If wye-connected capacitors are placed in parallel with the two loads in order to improve the supply power factor, determine the value of capacitance in farads in each phase needed to bring the overall power factor to unity.

Related Discussions:- Draw the power triangle for each load

Find out the equivalent two-port amplifier model, Refer to the circuit show...

Refer to the circuit shown below containing a two-port network. The two-port is a transconductance amplifier. The input port of the two-port is defined by terminals A and B. T

Dc generator, short note on armature reaction

short note on armature reaction

Direct 3-bit binary decoding, Q. A table for the direct 3-bit binary decodi...

Q. A table for the direct 3-bit binary decoding is given. Show a block diagram for a 3-to-8 decoder and suggest a method for its implementation.

Field effect transistors, basic configuration of field effect transistors i...

basic configuration of field effect transistors in mplifiers

Determine the signal to noise ratio, Your manager has requested you to revi...

Your manager has requested you to review current techniques for reducing, or eliminating, the effects of external interference upon electronic circuits. He requires a short report

PLC and Scada, I needed a PLC and SCADA assignment just the program and it ...

I needed a PLC and SCADA assignment just the program and it has to be done in simatic flexible and step 7 software!

Sketch ro versus vgs, Q. Sketch g m versus v GS for a JFET with I DSS = ...

Q. Sketch g m versus v GS for a JFET with I DSS = 10 mA, V P = 3V, V A = 100 V, and v DS = 10 V. See what happens if V A →∞. Also sketch r o versus v GS .

Program analysis , Program Analysis We have to find the greater of two...

Program Analysis We have to find the greater of two given number. We can store the given numbers in two different registers ( suppose register A and B). Then we will com

Evaluate reference voltage, Q. Consider the 4-bit R-2R ladder D/A converter...

Q. Consider the 4-bit R-2R ladder D/A converter with V ref =-10 V. Determine the analog output voltage when the binary input code is 1100. Also, find what reference voltage is to

Symmetrical fluctuating message, A symmetrical fluctuating message, with |f...

A symmetrical fluctuating message, with |f(t)| max = 6.3 V and KCR = 3, is to be encoded by using an encoder that employs an 8-bit natural binary code to encode 256 voltage levels

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages