Draw the logic diagram of 4-bit odd parity checkers, Computer Engineering

Assignment Help:

Draw the logic diagram of 4-bit odd parity checkers using EX-NOR gates and explain its operation with the help of Truth table.

Ans:

4 bit odd parity checker by using XNOR circuit:-The purpose of parity checker, in which the additional bit is termed as parity. This can be either odd or even. The given below circuit will provide the 4 bit parity checker circuit.

2066_ogic diagram of 4-bit odd parity checker using EX-NOR gates.png

Logic diagram of 4-bit odd parity checker using EX-NOR gates

Parity checker networks are logic circuits along with exclusive – OR functions. Exclusive OR operation of parity bit is a scheme for finding errors throughout transmission of binary information. This is a more bit transmitted and after that checked at the receiving end for errors.

In this 4 bit odd parity checker, the three bits X,Y,Z represent the message and `P` is the parity bit. For odd parity bit `P` is produced, in order to make the total number of 1`s odd (containing P). The 3-bit message and the parity bit are transmitting to their destination; then they are applied to a parity checker circuit. An error happens throughout transmission if the parity of the four bits acquired is even, because binary information transmitted was initially odd. The output “C” of the parity checker must be “1”while an error happens that is when the number of 1’s in the four inputs is even.

750_4-bit odd parity checker.png

4-bit odd parity checker

Truth Table

                     Four bits received                                                                        Parity error check

x

y

 

z

 

P

 

C

0

0

 

0

 

0

 

------------- 1

0

0

 

0

 

1

 

------------- 0

0

0

 

1

 

0

 

------------- 0

0

0

 

1

 

1

 

------------- 1

0

1

 

0

 

0

 

------------- 0

0

1

 

0

 

1

 

------------- 1

0

1

 

1

 

0

 

------------- 1

0

1

 

1

 

1

 

------------- 0

1

0

 

0

 

0

 

------------- 0

1

0

 

0

 

1

 

------------- 1

1

0

 

1

 

0

 

------------- 1

1

0

 

1

 

1

 

------------- 0

1

1

 

0

 

0

 

------------- 1

1

1

 

0

 

1

 

------------- 0

1

1

 

1

 

0

 

------------- 0

1

1

 

1

 

1

 

------------- 1

 


Related Discussions:- Draw the logic diagram of 4-bit odd parity checkers

How to work in dreamweaver?, HOW TO WORK IN DREAMWEAVER? How and Where ...

HOW TO WORK IN DREAMWEAVER? How and Where to open Dreamweaver? Step 1: Click on Start Step 2: Select Program Step 3: Select Macromedia Dreamweaver Step 4: Click on

What is the difference among thread and process, Thread is a least unit of ...

Thread is a least unit of process. In process have one or more thread.

Execution-modes of a multiprocessor, Q. Explain Execution-modes of a multip...

Q. Explain Execution-modes of a multiprocessor? Execution-modes of a multiprocessor: Several modes of multiprocessing comprise parallel execution of programs at (i) Fine Grain

Why does ipv6 use separate extension headers, Why does IPV6 use separate ex...

Why does IPV6 use separate extension headers? Explain. The extension headers in Ipv6 are utilized for economy and extensibility. Partitioning the datagram functionality in sepa

Gustafsons law, Amdahl's law is suitable for applications where response ti...

Amdahl's law is suitable for applications where response time is critical. On the other hand, there are a lot of applications which need that accuracy of the resultant output shoul

Lfu, advantages of lfu

advantages of lfu

Show network topology in digital system, Q. Show Network Topology in digita...

Q. Show Network Topology in digital system? This deals with the geometrical arrangement of nodes (endpoints consisting of physical devices such as terminals, printers, PCs, and

Importance of using module-instance parameter, Using Module-Instance Parame...

Using Module-Instance Parameter: Parameter values can be overridden while a module is instantiated. New parameter values are passed at the time of module instantiation. Top-

Mating - canonical genetic algorithm, Mating: Therefore once our GA ag...

Mating: Therefore once our GA agent has chosen the individuals lucky sufficient as actually there  fit enough to produce offspring then we next determine how they are going to

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd