Draw the circuit of A/D converter using a V/F converter, Computer Engineering

Assignment Help:

Draw the schematic circuit of an Analog to Digital converter using Voltage-to Frequency conversion and explain its principle of operation. Draw its relevant Waveforms.

Ans:

Analog to Digital Converter Using Voltage-to-Frequency Conversion: An analog voltage can be converted into digital form by producing pulses whose frequency is proportional to the analog voltage. These pulses are counted by a counter for a fixed duration and the reading of the counter will be proportional to the frequency of the pulses and hence to the analog voltage.

A voltage-to-frequency converter is shown in Fig. (a). The analog voltage Va is applied to an integrator whose output is applied at the inverting input terminal of a comparator. The non-inverting input terminal of the comparator is connected to a reference voltage -VR.

Initially, the switch S is open and the voltage vo decreases linearly with time (vo = Vat/τ ) which is shown in Fig. 10(b). When the decreasing vo reaches -VR at t =T, the comparator output  VC   goes  HIGH.  This  is  used  to  close  the  switch  S  through  a  monostable multivibrator. When the switch S is closed, the capacitor C discharges, thereby returning the integrator output vo  to 0. Since the pulse width of the waveform VC is very small, therefore, a monostable multivibrator is used to keep the switch S closed for a sufficient time to discharge the capacitor completely. The rate at which the capacitor discharges depends upon the resistance of the switch.

Let the pulse width of the monostable multivibrator be Td. Therefore, the switch S remains closed for Td after which it opens and vo starts decreasing again.

If the integration time T >> Td, the frequency of the waveforms Vo and VC is given by

 f = 1/( T + Td)  ≅  1/T = (1/ τ) (Va/VR)

Therefore we get an output waveform whose frequency is proportional to the analog input voltage. Using the voltage-to-frequency (V/F) converter an A/D converter is demonstrated in Fig.(c). The output of the voltage-to-frequency converter is applied at the clock (CK) input of a counter throughout an AND gate. For a fixed time interval T1, the AND gate is enabled. The reading of the counter at t = T1 is specified by

n =  fT1 =  (1/ τ) (Va/VR) T1  that is proportional to Va

558_Logic diagram of Voltage-to-Frequency Converter.png

Fig.(a) Logic diagram of Voltage-to-Frequency Converter


 

1904_Waveforms of Voltage-to-Frequency Converter.png

Fig.(b) Waveforms of Voltage-to-Frequency Converter


 

131_Schematic circuit of AD converter using a VF converter.png

Fig.(c) Schematic circuit of A/D converter using a V/F converter


Related Discussions:- Draw the circuit of A/D converter using a V/F converter

Define seek time and latency time, Define seek time and latency time. ...

Define seek time and latency time.  The time taken by the head to move to the appropriate cylinder or track is known as seek time. Once the head is at right track, it must wai

Tightly coupled system- shared memory system, Tightly Coupled System- Share...

Tightly Coupled System- Shared Memory System Shared memory multiprocessorshas has following description: Every processor commune through a shared global memory. For

Why must a modem be used to transmit binary data, Why must a modem be used ...

Why must a modem be used to transmit binary data through a PSTN? (1) Use sketches and additional text to describe the following modulation methods. (a) Amplitude shift keying (b) F

What is keyboard layout, Q. What is Keyboard Layout? A keyboard layout ...

Q. What is Keyboard Layout? A keyboard layout is arrangement of keys across the keyboard. There is one keyboard layout which anybody who has worked on a standard keyboard or ty

Infix to reverse polish, A) Change the following formulas from reverse Poli...

A) Change the following formulas from reverse Polish to infix:             a) AB +C + D x               b) ABCDE + x x / B) Change the following formulas from infix to

Explain bottom up parsing, Explain Bottom up parsing. Bottom up pars...

Explain Bottom up parsing. Bottom up parsing: This parse attempts to increase syntax tree for an input string by a sequence of reduction. If the input string can be decreas

Accept commands from the user, Your shell must accept commands from the use...

Your shell must accept commands from the user. The first step to implement this will be reading a line of input. This section will focus on what to do with the line of input after

Write hit policies, Write Hit Policies: Write through o   Upd...

Write Hit Policies: Write through o   Update next level on every write o   Cache is always clean o   A lots of traffic to next level (mostly write) Write

Variable-partition multiprogramming, Choose the descriptions below with the...

Choose the descriptions below with the most appropriate memory management scheme (A through D).  Solutions may be used once, more than once, or not at all. A.     Fixed-partitio

How are the function code handles in flow logic, How are the function code ...

How are the function code handles in Flow Logic? When the User selects a function in a transaction, the system copies the function code into a           specially   designated

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd