Draw and explain a monostable multivibrator, Electrical Engineering

Assignment Help:

Q. Draw and explain a monostable multivibrator ?

The monostable configuration consists of two amplifier stages interconnected in such a manner as to possess one stable state. The circuit diagram of a monostable multi is shown in fig 1.The output of transistor A1 at y2 is coupled to the input at x1 through a resistor attenuator in which C1 is a small commutating capacitor. The dc coupling found in a binary from y1 to x2 is here replaced by capacitive coupling through C. While the resistor R at the input of A2 is shown returned to the supply voltage VCC, this feature of the circuit is not essential and R may be returned to a lower potential.

640_Draw and explain a monostable multivibrator.png

As you can see in the schematic diagram to the right, the monostable multivibrator is very similar in design to the bistable multivibrator you have already demonstrated. The primary difference is the use of a capacitor (C in the schematic) as one of the cross-coupling elements. The resistor is still present (R in the schematic), but now connects the base of Q2 to +5 volts instead of to the collector of Q1.

Of course, the capacitor will take a certain amount of time to charge, but once it does so it will carry no current, and Q2 will be turned on by the current through its 15K base resistor. This in turn holds the Q output at logic 0. This output is also applied as before, holding Q1 off. Assuming the T (Trigger) input is also quiescent at logic 0, Q3 is also off and the circuit will remain indefinitely in this state.

At this point, C is charged to just about +5 volts (less VBE of Q2), with the Q1 collector connection being positive. The circuit will remain in this state until a logic 1 signal is applied to the T input.

When an input signal is received at T, Q3 turns on and pulls the left end of capacitor C down to ground. Since the capacitor voltage cannot change instantaneously, this forces the right end of C to -5 volts, immediately turning Q2 off. This in turn applies a logic 1 to Q1's input, turning Q1 on. At this point, the input to T can be discontinued; the Q output is logic 1 and Q1 will remain on.

Under these circumstances, the left end of C remains locked to ground through Q1's collector. But the right end gradually charges through R, Q2's base resistor, towards +5 volts.

However, it never gets there; as soon as this voltage allows Q2's base to become forward biased, Q2 turns on and turns Q1 off again. This returns the circuit to its quiescent state. Thus, this circuit cannot maintain a logic 1 output indefinitely; this is not really a stable state for this circuit. The circuit has only one stable state (Q = 0). It is therefore known as a monostable multivibrator.


Related Discussions:- Draw and explain a monostable multivibrator

Find the average power absorbed by each element, Q. Let v(t) = Vmax cos ωt ...

Q. Let v(t) = Vmax cos ωt be applied to (a) a pure resistor, (b) a pure capacitor (with zero initial capacitor voltage, and (c) a pure inductor (with zero initial inductor current)

Explain priority interrupts of 8085, Explain priority interrupts of 8085. ...

Explain priority interrupts of 8085. The 8085 microprocessor has five interrupt inputs. They are TRAP, RST .5, RST 6.5, RST 5.5, and INTR. These interrupts have a fixed prio

Find the magnitude of the force, Q. A solenoid of cylindrical geometry is s...

Q. A solenoid of cylindrical geometry is shown in Figure. (a) If the exciting coil carries a steady direct current I, derive an expression for the force on the plunger. (b) F

Sr flip-flop, SR FLIP-FLOP (SRFF) The symbol for the SRFF is shown in F...

SR FLIP-FLOP (SRFF) The symbol for the SRFF is shown in Figure (a), in which S stands for "set," R stands for "reset" on the input side, and there are two outputs, the normal o

Active filter design, Design a wide band pass filter with cut-off frequency...

Design a wide band pass filter with cut-off frequency f L = 400 kHz, f H = 600 kHz, and a pass-band gain = 10. The roll-off rate at the cut-off frequency should be at least 4

How clock signal is generated in 8086, How clock signal is generated in 808...

How clock signal is generated in 8086?what is the maximum internal clock frequency of 8086? Clock input 33% square wave from external clock generator .the external clock genera

Dc machines, explain dynamically induced emf and derive expression for it

explain dynamically induced emf and derive expression for it

Three-phase Portable Bench Power Supply, hi can you help me to create a dc...

hi can you help me to create a dc to 3 phase ac circuit which can exceed at any point: 50V and 20A and 400W maximum. The output should be variable from about 0 – 25V per phase, wi

Can you draw robot configuration, a) Draw robot configuration. b) Explai...

a) Draw robot configuration. b) Explain the significance of end effectors. c) Define the terms (i) accuracy (ii) Repeatability (iii) Work volume (iv) Control Reso

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd