Draw and explain a monostable multivibrator, Electrical Engineering

Assignment Help:

Q. Draw and explain a monostable multivibrator ?

The monostable configuration consists of two amplifier stages interconnected in such a manner as to possess one stable state. The circuit diagram of a monostable multi is shown in fig 1.The output of transistor A1 at y2 is coupled to the input at x1 through a resistor attenuator in which C1 is a small commutating capacitor. The dc coupling found in a binary from y1 to x2 is here replaced by capacitive coupling through C. While the resistor R at the input of A2 is shown returned to the supply voltage VCC, this feature of the circuit is not essential and R may be returned to a lower potential.

640_Draw and explain a monostable multivibrator.png

As you can see in the schematic diagram to the right, the monostable multivibrator is very similar in design to the bistable multivibrator you have already demonstrated. The primary difference is the use of a capacitor (C in the schematic) as one of the cross-coupling elements. The resistor is still present (R in the schematic), but now connects the base of Q2 to +5 volts instead of to the collector of Q1.

Of course, the capacitor will take a certain amount of time to charge, but once it does so it will carry no current, and Q2 will be turned on by the current through its 15K base resistor. This in turn holds the Q output at logic 0. This output is also applied as before, holding Q1 off. Assuming the T (Trigger) input is also quiescent at logic 0, Q3 is also off and the circuit will remain indefinitely in this state.

At this point, C is charged to just about +5 volts (less VBE of Q2), with the Q1 collector connection being positive. The circuit will remain in this state until a logic 1 signal is applied to the T input.

When an input signal is received at T, Q3 turns on and pulls the left end of capacitor C down to ground. Since the capacitor voltage cannot change instantaneously, this forces the right end of C to -5 volts, immediately turning Q2 off. This in turn applies a logic 1 to Q1's input, turning Q1 on. At this point, the input to T can be discontinued; the Q output is logic 1 and Q1 will remain on.

Under these circumstances, the left end of C remains locked to ground through Q1's collector. But the right end gradually charges through R, Q2's base resistor, towards +5 volts.

However, it never gets there; as soon as this voltage allows Q2's base to become forward biased, Q2 turns on and turns Q1 off again. This returns the circuit to its quiescent state. Thus, this circuit cannot maintain a logic 1 output indefinitely; this is not really a stable state for this circuit. The circuit has only one stable state (Q = 0). It is therefore known as a monostable multivibrator.


Related Discussions:- Draw and explain a monostable multivibrator

Conductometry experiment, why conductance is not zero at end pont? reply as...

why conductance is not zero at end pont? reply as soon as possible.

Determine the magnitude of the current, Determine the magnitude of the curr...

Determine the magnitude of the current: For the circuit of Figure below determine the magnitude of the voltage "drops" across each resistor R1 - R7. Determine the magnitude

Transfer function, how can i do a question concerning a transfer function

how can i do a question concerning a transfer function

Cro, Diagram and explanation of cro

Diagram and explanation of cro

Molecular chain, Molecular Chain (MIT, Princeton, Colorado) Consider a ...

Molecular Chain (MIT, Princeton, Colorado) Consider a one-dimensional chain consisting of N molecules which exist in two configurations, α, β, with corresponding energies  and

Ac voltage controllers, Q. Explain AC voltage controllers? Common appli...

Q. Explain AC voltage controllers? Common applications for these controllers are found in fan, pump, and crane drives. Figure shows three-phase symmetrical ac voltage-controlle

What happen when negative bias applied to the gate of fet, Q. What happens ...

Q. What happens when a negative bias is applied to the gate of a FET? The result of applying a negative bias to the gate is to reach the saturation level at a lower level of V

Explain this phenomenon, (a) Design a 2 nd  order Sallen and Key low pass ...

(a) Design a 2 nd  order Sallen and Key low pass active filter with the following characteristics: Nominal Cut-off Frequency: 1.6 kHz Variable Gain: 0 to 7.5 dB You may a

Inductive coupling, #question. i want design of inductive coupling to trans...

#question. i want design of inductive coupling to transfer power @ 2 watt in air gap of 5mm radial distance..

Ic packaging, which type of ic package is more advantageous,suitable and ve...

which type of ic package is more advantageous,suitable and versatile

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd