Draw and explain a monostable multivibrator, Electrical Engineering

Assignment Help:

Q. Draw and explain a monostable multivibrator ?

The monostable configuration consists of two amplifier stages interconnected in such a manner as to possess one stable state. The circuit diagram of a monostable multi is shown in fig 1.The output of transistor A1 at y2 is coupled to the input at x1 through a resistor attenuator in which C1 is a small commutating capacitor. The dc coupling found in a binary from y1 to x2 is here replaced by capacitive coupling through C. While the resistor R at the input of A2 is shown returned to the supply voltage VCC, this feature of the circuit is not essential and R may be returned to a lower potential.

640_Draw and explain a monostable multivibrator.png

As you can see in the schematic diagram to the right, the monostable multivibrator is very similar in design to the bistable multivibrator you have already demonstrated. The primary difference is the use of a capacitor (C in the schematic) as one of the cross-coupling elements. The resistor is still present (R in the schematic), but now connects the base of Q2 to +5 volts instead of to the collector of Q1.

Of course, the capacitor will take a certain amount of time to charge, but once it does so it will carry no current, and Q2 will be turned on by the current through its 15K base resistor. This in turn holds the Q output at logic 0. This output is also applied as before, holding Q1 off. Assuming the T (Trigger) input is also quiescent at logic 0, Q3 is also off and the circuit will remain indefinitely in this state.

At this point, C is charged to just about +5 volts (less VBE of Q2), with the Q1 collector connection being positive. The circuit will remain in this state until a logic 1 signal is applied to the T input.

When an input signal is received at T, Q3 turns on and pulls the left end of capacitor C down to ground. Since the capacitor voltage cannot change instantaneously, this forces the right end of C to -5 volts, immediately turning Q2 off. This in turn applies a logic 1 to Q1's input, turning Q1 on. At this point, the input to T can be discontinued; the Q output is logic 1 and Q1 will remain on.

Under these circumstances, the left end of C remains locked to ground through Q1's collector. But the right end gradually charges through R, Q2's base resistor, towards +5 volts.

However, it never gets there; as soon as this voltage allows Q2's base to become forward biased, Q2 turns on and turns Q1 off again. This returns the circuit to its quiescent state. Thus, this circuit cannot maintain a logic 1 output indefinitely; this is not really a stable state for this circuit. The circuit has only one stable state (Q = 0). It is therefore known as a monostable multivibrator.


Related Discussions:- Draw and explain a monostable multivibrator

What are operations performed on data in 8085, What are operations performe...

What are operations performed on data in 8085 The various operations performed are Store 8-bit data Perform arithmetic and logical operations Test for conditio

Calculate the value of current flow, 15 cells with emf for every cell are 1...

15 cells with emf for every cell are 1.5V and internal resistance 0.3Ω is linked in parallel. Calculate the value of current flow if the external resistance, 5Ω is linked to them.

Compute the smallest load resistance, Q. A practical voltage source is repr...

Q. A practical voltage source is represented by an ideal voltage source of 30 V along with a series internal source resistance of 1.2 . Compute the smallest load resistance that c

What is session layer, Q. What is Session Layer? Session layer is used ...

Q. What is Session Layer? Session layer is used to allow users to identify themselves when waiting access to the network. This is concerned with setting up and sustaining an op

Hilda output - externally initiated signals , HILDA ( Output) It is ...

HILDA ( Output) It is  called hold acknowledge signals it is active  high  i e it  goes high when  microprocessor receives HOLD signal.

Network topology, LAN topologies: Network topology is a physical schematic...

LAN topologies: Network topology is a physical schematic that demonstrates interconnection of the many users. There are four fundamental topologies as under: (i) Direct Connect

Error in simulink, dear sir, when i am going to simulate my model in matlab...

dear sir, when i am going to simulate my model in matlab i am getting the following error : the derived input for the integrator is inf or nan at time xxxxx. try to reduce the step

Determine the equivalent impedance, Q. A 75-kVA, 230/115-V, 60-Hz transform...

Q. A 75-kVA, 230/115-V, 60-Hz transformer was tested with these results: • Open-circuit test: 115 V, 16.3 A, 750 W • Short-circuit test: 9.5 V, 326 A, 1200 W Determine:

Determine the resultant line current and power factor, Q. A three-phase loa...

Q. A three-phase load, connected to a 440-V bus, draws 120 kWat a power factor of 0.85 lagging. In parallel with this load is a three-phase capacitor bank that is rated 50 kVAR . D

System of forces.., Example of unlike coplaner parallel force''

Example of unlike coplaner parallel force''

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd