Draw and explain a monostable multivibrator, Electrical Engineering

Assignment Help:

Q. Draw and explain a monostable multivibrator ?

The monostable configuration consists of two amplifier stages interconnected in such a manner as to possess one stable state. The circuit diagram of a monostable multi is shown in fig 1.The output of transistor A1 at y2 is coupled to the input at x1 through a resistor attenuator in which C1 is a small commutating capacitor. The dc coupling found in a binary from y1 to x2 is here replaced by capacitive coupling through C. While the resistor R at the input of A2 is shown returned to the supply voltage VCC, this feature of the circuit is not essential and R may be returned to a lower potential.

640_Draw and explain a monostable multivibrator.png

As you can see in the schematic diagram to the right, the monostable multivibrator is very similar in design to the bistable multivibrator you have already demonstrated. The primary difference is the use of a capacitor (C in the schematic) as one of the cross-coupling elements. The resistor is still present (R in the schematic), but now connects the base of Q2 to +5 volts instead of to the collector of Q1.

Of course, the capacitor will take a certain amount of time to charge, but once it does so it will carry no current, and Q2 will be turned on by the current through its 15K base resistor. This in turn holds the Q output at logic 0. This output is also applied as before, holding Q1 off. Assuming the T (Trigger) input is also quiescent at logic 0, Q3 is also off and the circuit will remain indefinitely in this state.

At this point, C is charged to just about +5 volts (less VBE of Q2), with the Q1 collector connection being positive. The circuit will remain in this state until a logic 1 signal is applied to the T input.

When an input signal is received at T, Q3 turns on and pulls the left end of capacitor C down to ground. Since the capacitor voltage cannot change instantaneously, this forces the right end of C to -5 volts, immediately turning Q2 off. This in turn applies a logic 1 to Q1's input, turning Q1 on. At this point, the input to T can be discontinued; the Q output is logic 1 and Q1 will remain on.

Under these circumstances, the left end of C remains locked to ground through Q1's collector. But the right end gradually charges through R, Q2's base resistor, towards +5 volts.

However, it never gets there; as soon as this voltage allows Q2's base to become forward biased, Q2 turns on and turns Q1 off again. This returns the circuit to its quiescent state. Thus, this circuit cannot maintain a logic 1 output indefinitely; this is not really a stable state for this circuit. The circuit has only one stable state (Q = 0). It is therefore known as a monostable multivibrator.


Related Discussions:- Draw and explain a monostable multivibrator

Control systems, why open loop system is stable and why degree of stability...

why open loop system is stable and why degree of stability varies in closed loop system

Calculate the total charge on the integrator, Q. Consider the dual-slope A/...

Q. Consider the dual-slope A/D converter of Figure. (a) Calculate the total charge on the integrator due to the input voltage Vin during the signal integration time T. (b) Ob

The fundamental frequency , The frequency domain representation of a signal...

The frequency domain representation of a signal is shown  below: i. What are the fundamental frequency and the corresponding period of this signal (shown in Figure )? ii.  Pl

Kalman Filter, Kalman filter implementation assignment

Kalman filter implementation assignment

Superposition principle of linear modulation method, Q. Let m 1 (t) and m 2...

Q. Let m 1 (t) and m 2 (t) be two message signals, and let u 1 (t) and u 2 (t) be the corresponding modulated versions. (a) When the combined message signal m 1 (t) + m 2 (t) DS

Working principle of a d.c. generator, Q.  Explain the working principle o...

Q.  Explain the working principle of a d.c. generator. Explain clearly the function of commutator in d.c. machines. Sol. Working principle of a D.C. generator: For the 2- po

Node voltage method, (a) Carry out a topological analysis for the circuit s...

(a) Carry out a topological analysis for the circuit shown in Figure 1.     (i) Construct a graph for the circuit  (ii) State the different trees you can choose.    (b) Us

Determine the remaining voltages and currents, Q. Some element voltages and...

Q. Some element voltages and currents are given in the network configuration of Figure. Determine the remaining voltages and currents. Also calculate the power delivered to each el

Wireless and communication, With a maximum excess delay of and a chip durat...

With a maximum excess delay of and a chip duration of , the multipath components fall in delay bins. This means that we experience leakage of energy between chips and the channel i

FET operation, ON output plot of a JFET n-channel transistor if ID is close...

ON output plot of a JFET n-channel transistor if ID is close to IDSS does the value of VGS close to VP?

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd