Draw and explain a monostable multivibrator, Electrical Engineering

Assignment Help:

Q. Draw and explain a monostable multivibrator ?

The monostable configuration consists of two amplifier stages interconnected in such a manner as to possess one stable state. The circuit diagram of a monostable multi is shown in fig 1.The output of transistor A1 at y2 is coupled to the input at x1 through a resistor attenuator in which C1 is a small commutating capacitor. The dc coupling found in a binary from y1 to x2 is here replaced by capacitive coupling through C. While the resistor R at the input of A2 is shown returned to the supply voltage VCC, this feature of the circuit is not essential and R may be returned to a lower potential.

640_Draw and explain a monostable multivibrator.png

As you can see in the schematic diagram to the right, the monostable multivibrator is very similar in design to the bistable multivibrator you have already demonstrated. The primary difference is the use of a capacitor (C in the schematic) as one of the cross-coupling elements. The resistor is still present (R in the schematic), but now connects the base of Q2 to +5 volts instead of to the collector of Q1.

Of course, the capacitor will take a certain amount of time to charge, but once it does so it will carry no current, and Q2 will be turned on by the current through its 15K base resistor. This in turn holds the Q output at logic 0. This output is also applied as before, holding Q1 off. Assuming the T (Trigger) input is also quiescent at logic 0, Q3 is also off and the circuit will remain indefinitely in this state.

At this point, C is charged to just about +5 volts (less VBE of Q2), with the Q1 collector connection being positive. The circuit will remain in this state until a logic 1 signal is applied to the T input.

When an input signal is received at T, Q3 turns on and pulls the left end of capacitor C down to ground. Since the capacitor voltage cannot change instantaneously, this forces the right end of C to -5 volts, immediately turning Q2 off. This in turn applies a logic 1 to Q1's input, turning Q1 on. At this point, the input to T can be discontinued; the Q output is logic 1 and Q1 will remain on.

Under these circumstances, the left end of C remains locked to ground through Q1's collector. But the right end gradually charges through R, Q2's base resistor, towards +5 volts.

However, it never gets there; as soon as this voltage allows Q2's base to become forward biased, Q2 turns on and turns Q1 off again. This returns the circuit to its quiescent state. Thus, this circuit cannot maintain a logic 1 output indefinitely; this is not really a stable state for this circuit. The circuit has only one stable state (Q = 0). It is therefore known as a monostable multivibrator.


Related Discussions:- Draw and explain a monostable multivibrator

Digital electronics, With the use of clocked JK flip-flops, draw and explai...

With the use of clocked JK flip-flops, draw and explain the working principle of a 3-bit binary ripple counter.

Explain the operation of n-channel fet, Q. Explain the operation of N-chann...

Q. Explain the operation of N-channel FET? Transistor is a linear semiconductor device that controls current with the application of a lower-power electrical signal. Transistor

Checking at site - testing of meter, Checking at Site - Testing of Meter ...

Checking at Site - Testing of Meter The routine testing of meters should be carried out once in 3 years. Further, surprise checks should be conducted at the consumer's install

moving average model, Altavox is a manufacturer and distributor of a lot o...

Altavox is a manufacturer and distributor of a lot of electronic instruments and devices, including digital/analog multimeters, function generators, oscilloscopes, frequency counte

Find the equivalent components of the network, Q. At the two terminals (A, ...

Q. At the two terminals (A, B) of a one-port network, the voltage and the current are given to be v(t) =200 √2 cos (377t + 60°) V and i(t) = 10√2 cos(377t + 30°) A. (a) Determin

Explain djnz instructions of intel 8051 microcontroller, Explain DJNZ instr...

Explain DJNZ instructions of intel 8051 microcontroller? a) DJNZ Rn, rel Decrement the content of the register Rn and jump if not zero. b) DJNZ direct, rel Decreme

Define the term paging unit, Define the term Paging Unit. Paging Unit:...

Define the term Paging Unit. Paging Unit: The paging mechanism functions along with 4K - byte memory pages or along with a new extension obtainable to the Pentium with 4M byt

Digital signal processing, what can I do to sharpen the roll off and flatte...

what can I do to sharpen the roll off and flatten the passband of a finite impulse response filter

Explain the architecture of ss7, Q. explain the architecture of SS7 and com...

Q. explain the architecture of SS7 and compare with seven-layer OSI architecture. Ans: A block schematic diagram of CCITT no. 7 signalling system is displayed in figure. Sig

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd