Draw and explain a monostable multivibrator, Electrical Engineering

Assignment Help:

Q. Draw and explain a monostable multivibrator ?

The monostable configuration consists of two amplifier stages interconnected in such a manner as to possess one stable state. The circuit diagram of a monostable multi is shown in fig 1.The output of transistor A1 at y2 is coupled to the input at x1 through a resistor attenuator in which C1 is a small commutating capacitor. The dc coupling found in a binary from y1 to x2 is here replaced by capacitive coupling through C. While the resistor R at the input of A2 is shown returned to the supply voltage VCC, this feature of the circuit is not essential and R may be returned to a lower potential.

640_Draw and explain a monostable multivibrator.png

As you can see in the schematic diagram to the right, the monostable multivibrator is very similar in design to the bistable multivibrator you have already demonstrated. The primary difference is the use of a capacitor (C in the schematic) as one of the cross-coupling elements. The resistor is still present (R in the schematic), but now connects the base of Q2 to +5 volts instead of to the collector of Q1.

Of course, the capacitor will take a certain amount of time to charge, but once it does so it will carry no current, and Q2 will be turned on by the current through its 15K base resistor. This in turn holds the Q output at logic 0. This output is also applied as before, holding Q1 off. Assuming the T (Trigger) input is also quiescent at logic 0, Q3 is also off and the circuit will remain indefinitely in this state.

At this point, C is charged to just about +5 volts (less VBE of Q2), with the Q1 collector connection being positive. The circuit will remain in this state until a logic 1 signal is applied to the T input.

When an input signal is received at T, Q3 turns on and pulls the left end of capacitor C down to ground. Since the capacitor voltage cannot change instantaneously, this forces the right end of C to -5 volts, immediately turning Q2 off. This in turn applies a logic 1 to Q1's input, turning Q1 on. At this point, the input to T can be discontinued; the Q output is logic 1 and Q1 will remain on.

Under these circumstances, the left end of C remains locked to ground through Q1's collector. But the right end gradually charges through R, Q2's base resistor, towards +5 volts.

However, it never gets there; as soon as this voltage allows Q2's base to become forward biased, Q2 turns on and turns Q1 off again. This returns the circuit to its quiescent state. Thus, this circuit cannot maintain a logic 1 output indefinitely; this is not really a stable state for this circuit. The circuit has only one stable state (Q = 0). It is therefore known as a monostable multivibrator.


Related Discussions:- Draw and explain a monostable multivibrator

Show a block diagram for a bcd to excess-3 code converter, Q. A common requ...

Q. A common requirement is conversion from one digital code to another.Develop a table of the BCD code and the excess-3 code to be derived from it, for the decimal digits 0 to 9. S

Compute the voltage, Q A point charge Q 1 =-5 nC is located at (6, 0, 0). ...

Q A point charge Q 1 =-5 nC is located at (6, 0, 0). Compute the voltage v ba between two points a(1, 0, 0) and b(5, 0, 0). Comment on whether point a is at a higher potential wi

Rise time - power semiconductor devices , Rise  Time (t r ) During  ri...

Rise  Time (t r ) During  rise time voltage falls from 90% V a to 10%  where  V a where V a is the initial  anode  voltage. In terms  of current  time taken  by anode  curre

Explain series capacitors, Explain Series capacitors These are connecte...

Explain Series capacitors These are connected in series with the line conductors and are used to reduce the inductive reactance of long transmission lines and hence the voltage

Block diagram of digital control system, The block diagram of Figure is a f...

The block diagram of Figure is a functional representation of a type of digital control system, in which G and H serve the same function as in any feedback system. Note that the er

Explain about address structure, Q. Explain about Address Structure? A...

Q. Explain about Address Structure? Address Structure: ISDN address structure is illustrated in figure. ISDN number part has a maximum of 15 digits and ISDN sub address part

Determine maximum neutral current-power factor, 1.)  A three phase, D0 HP, ...

1.)  A three phase, D0 HP, 1765 rpm, BA0 V induction motor operating at three quarter load has an efficiency of 91% and a power factor of 87%. Determine active power, apparent pow

Determine the peak fundamental component of the mmf, Q. A two-pole, three-p...

Q. A two-pole, three-phase synchronous generator has a balanced three-phase winding with 15 turns per phase. If the three-phase currents are given by i a = 100 cos 377t, i b =

Commutator, explan Two segment and four sagment commutator action

explan Two segment and four sagment commutator action

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd