Diode transistor logic gate, Electrical Engineering

Assignment Help:

A circuit realization of a NAND gate will now be developed. By connecting NAND gates together in various ways, one can synthesize other gates and flip-flops. Thus in principle, a single NAND gate circuit, repeated many times, would be sufficient to build up digital systems. One possible NAND gate circuit is shown in Figure, in which it can have asmany inputs as desired (indicated by the dashed-line input C), and typical values of VCC = 5V, RA = 2k, RC = 5k, and β = 50. We shall now consider the two inputs A and B that are quite adequate for our discussion,with the high range defined to be 4 to 5Vand the lowrange defined to be 0 to 0.5V.

555_Diode Transistor Logic Gate.png

While the input voltages vA and vB are constrained to lie inside the high or low range of the allowed voltage ranges, the resulting output voltage vF is supposed to be inside the high or low range as well. For different combinations of vA and vB, we need to find vF. Since the circuit consists of no less than five nonlinear circuit elements (DA, DB, D1, D2, and T1), an approximation technique is used for analysis, while taking the voltage across a current-carrying forward-biased pn junction to be 0.7 V. The reader may have realized that it is not obvious at the start which diodes are forward-biased and which are reverse-biased. Hence a guessing procedure is used in which a guess is made and checked for self-consistency.

Let us start by letting vA = vB = 0, in which case a probable current path is from VCC down through RA and through inputs A and B. Since this guess implies current flow through DA and DB in the forward direction, wemay guess that the voltage at X is 0.7 V. There is also a current path from X down to ground through D1 and D2 and the base-emitter junction of the transistor. Even though the sign of the guessed voltage is correct to forward-bias these three junctions, its magnitude of 0.7 V is insufficient since 2.1 V (or 3 × 0.7) is needed to make current flow through this path.


Related Discussions:- Diode transistor logic gate

What do you mean by fm stereo, Q. What do you mean by FM Stereo? IT  sh...

Q. What do you mean by FM Stereo? IT  shows the block diagram of an FM stereo transmitter and an FM stereo receiver. The following notation is used: • f L (t), fR(t): Left a

Determine the minimum needed frequency range, The operating frequency range...

The operating frequency range of a superheterodyne FMreceiver is 88-108MHz. The IF and LO frequencies are so chosen that f IF LO .Ifthe image frequency f  c must fall outside of

Calculate expected peak demand for transformer, What is the expected peak d...

What is the expected peak demand for a transformer feeding the following loads?                           Connected                 kVA

Briefly explain about transients in circuits, Q. Briefly explain about Tran...

Q. Briefly explain about Transients in circuits? The total response of a system to an excitation that is suddenly applied or changed consists of the sum of the steady-state and

Regenerative braking control - motor control , Regenerative Braking Control...

Regenerative Braking Control In this  methods  motor  behaves like a  generator  and the kinetic energy of the  motor  and connected load is  returned to the supply. If means

Dc simulation component, Once you are happy with the biasing components you...

Once you are happy with the biasing components you will need to disable the DC simulation component and enable the SP component. (Right click the component and then select the "com

Gis technology, GIS technology: GIS could be used to derive diverse in...

GIS technology: GIS could be used to derive diverse information for efficient technical and commercial management of a power distribution utility, e.g., capacity analysis, inv

parity flag - registers, Parity flag  - Registers If after  any arit...

Parity flag  - Registers If after  any arithmetical or logical operation if  number of  the accumulator  are even  parity  flag (P)  is set otherwise  reset.

N-channel enhancement mosfet, Given an n-channel enhancement MOSFET having ...

Given an n-channel enhancement MOSFET having V T = 4V, K = 0.15 A/V 2 , I DQ = 0.5A, V DSQ = 10 V, and V DD = 20 V. Using the dc design approach outlined in this section, dete

Explain working of voltmeter, Q. Explain working of Voltmeter? In order...

Q. Explain working of Voltmeter? In order tomeasure the potential difference between two terminals or nodes of a circuit, a voltmeter is connected across these two points. A pr

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd