Diode schematic symbol, Electrical Engineering

Assignment Help:

Diode Schematic Symbol

The diode in figure is a unidirectional device. Electron current just only flows in one direction, against the arrow, corresponding to forward bias. The cathode, bar, of the diode symbol corresponds to N-type semiconductor. The anode, arrow, corresponds to the P-type semiconductor. To memorize this relationship, Not-pointing (bar) on the symbol corresponds to N-type semiconductor. Pointing (arrow) corresponds to P-type.

If a diode is forward biased like in Figure above (a), current will get increase slightly as voltage is increased from 0 V. In the case of a silicon diode a computable current flows while the voltage approaches 0.6 V at (c). As greater the voltage is increases past 0.6 V, current increases significantly after the knee. Raising the voltage well beyond 0.7 V may result in high enough current to destroy the diode. The forward voltage, VF, is a characteristic of the semiconductor: 0.6 to 0.7 V for silicon, 0.2 V for germanium, some volts for Light Emitting Diodes (LED). The forward current ranges from a few mA for point contact diodes to 100 mA for small signal diodes to tens or thousands of amperes for power diodes.

960_Diode Schematic Symbol.png

Figure: (a) Forward biased PN junction, (b) Corresponding diode schematic symbol (c) Silicon Diode I vs V characteristic curve.

Just only the leakage current of the intrinsic semiconductor flows, if the diode is reverse biased. This is planned to the left of the origin in diagram above(c). This current will just only be as high as 1 µA for the most intense conditions for silicon small signal diodes. This current does not increase noticeably with increasing reverse bias until the diode breaks down. At breakdown, the current get increases so significantly that the diode will be destroyed unless a high series resistance limits current. We generally select a diode with a higher reverse voltage rating than as compared to any applied voltage to prevent this. Silicon diodes are commonly available with reverse break down ratings of 50, 100, 200, 400, 800 V and higher. It is probable to fabricate diodes with a lower rating of a few volts for utilize as voltage standards.

We earlier mentioned that the reverse leakage current of within a µA for silicon diodes was because of conduction of the intrinsic semiconductor. This is the leakage which can be described by theory. Thermal energy generates few electron hole pairs that conduct leakage current until recombination. In concrete practice this predictable current is only part of the leakage current. Much of the leakage current is because of surface conduction, related to the lack of cleanliness of the semiconductor surface. Both of the leakage currents increase with growing temperature, approaching a µA for small silicon diodes.

Since the p-type material is now associated to the negative terminal of the power supply, 'holes' within the P-type material are pulled away from the junction, causing the width of the depletion zone to increase. Likewise, because the N-type region is linked to the positive terminal, the electrons will as well be pulled away from the junction. Hence the depletion region widens, and does so much increasingly with increasing reverse-bias voltage. This get increases the voltage barrier causing a high resistance to the flow of charge carriers thus permitting minimal electric current to cross the p-n junction. The increase in resistance of the p-n junction results in the junction to behave like an insulator. This is significant for radiation detection since if current was able to flow; the charged particles would just dissipate into the material. The reverse bias makes sure that charged particles are capable to create it to the detector system.


Related Discussions:- Diode schematic symbol

Illustration of embedded web technology, Illustration of embedded web techn...

Illustration of embedded web technology An oven comprise an embedded processor. Owner can use a web ready mobile phone anywhere to control the oven remotely. By accessing a

Pn-junction under bias, Q. pn-Junction under Bias? Let an external sour...

Q. pn-Junction under Bias? Let an external source be connected between the p- and n-regions, as shown in Figure (a). (b) shows the circuit representation of the pn-junction or

Compute the theoretical and practical frequency ranges, Q. For an RG-290/U ...

Q. For an RG-290/U aluminum rectangular wave - guide, a = 58.42 cm and b = 29.21 cm. Compute the theoretical and practical frequency ranges of operation for the guide.

Why are waveguides not used at low frequencies, Q. Comment brie?y on the fo...

Q. Comment brie?y on the following: (a) Why are waveguides not used at low frequencies? (b) Why are open-wire lines not generally used as guiding structures at very high freq

Illustrate nodal-voltage method, Q. Illustrate Nodal-Voltage Method ? A...

Q. Illustrate Nodal-Voltage Method ? A set of node-voltage variables that implicitly satisfy the KVL equations is selected in order to formulate circuit equations in this nodal

Ac generators - the alternator, In practice, it is usually better to wind t...

In practice, it is usually better to wind the field coils on the rotor and supply the field current to them via slip rings.  As the rotor turns, the changing magnetic field expe

Discuss endp assembler directive, Discuss the ENDP assembler directive ...

Discuss the ENDP assembler directive with example ENDP: It is stands for End Procedure, which informs assembler the end of a procedure. Within assembly language programm

Calulation of hv/lv ratio to reduce the line loss, kindly send us the formu...

kindly send us the formula and C program for performance improvement of distribution system using HV/LV ratio. REGARDS ANUJ AGARWALA

Electromagnetic torque, The torque produced by each conductor in the field ...

The torque produced by each conductor in the field will be:  where A is the area of the armature winding in the magnetic field, Ia is the current in armature winding, and B

Minimized circuit not -or and gate, 1.  Given S(D1) = !Q1 X + !Q1 Q0 + Q1 !...

1.  Given S(D1) = !Q1 X + !Q1 Q0 + Q1 !Q0 !X                                                        and       S(D0) = !Q1 !Q0 !X + Q0 X + Q1 !Q0 !X       A.  DRAW A MINIMI

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd