Different models of computation-parallel algorithms, Computer Networking

Assignment Help:

There are various computational models for representing the parallel computers. In this part, we discuss various models. These models would give a platform for the designing as well as the analysis of the parallel algorithms.

Combinational Circuits

Combinational Circuit is one of the forms for parallel computers. In interconnection networks, many processors communicate with each other directly and do not need a shared memory in between. Mostly, combinational circuit (cc) is a connected arrangement of logic gates with a set of m input lines and a set of n output lines as given in Figure. The combinational circuits are mostly made up of various interconnected components arranged in the form called as stages as given in Figure.

587_Combinational circuit.png

                                                                          Combinational circuit

2413_Detailed combinational circuit.png

Detailed combinational circuit

It might be noted here that there is no feedback control employed in combinational circuits. There are a small number of terminologies followed in the context of combinational circuits such as fan in and fan out. Fan in indicates the number of input lines attached to each device and fan out indicates the number of output lines. In Figure , the fan in is 3 and fan out is also 3. The following parameters are used for analyzing a combinational circuit:

1)  Depth: It means that the total number of phases used in the combinational circuit starting from the input lines to the output lines. For example, in the depth are 4, as there are four different phases attached to a interconnection network. The other form of interpretation of depth can be that it represents the worst case time complexity of resolving a problem as input is given at the initial input lines and data is transmitted between various phases through the interconnection network and at the end reaches the output lines.

2) Width: It represents the total number of devices attached for a particular phase. For example in Figure, there are 4 components linked to the interconnection network. It means that the width is 4.

3)  Size: It represents the total count of devices used in the complete combinational circuit. For example, in Figure , the size of combinational circuit is 16 i.e. (width * depth).


Related Discussions:- Different models of computation-parallel algorithms

Estimate of average delay deviation, Consider the procedure described for e...

Consider the procedure described for estimating average delay di. Suppose that u=0.1. Let r1-t1 be the most recent sample delay, let     r2 -t2 be the next most recent sample delay

What is proxy serer and firewall, What is Proxy Sever and Firewall Pro...

What is Proxy Sever and Firewall Proxy Sever Also known as a proxy or application level gateway. It is an application that breaks the connection among sender and receiver.

Definition of csma/cd, Definition of CSMA/CD CSMA/CD (Carrier Sense Mu...

Definition of CSMA/CD CSMA/CD (Carrier Sense Multiple Access with Collision Detection) is used to minimize collisions, coordinate traffic and maximize number of frames deliver

Encoding process, Encoding Process c= uG u: binary da...

Encoding Process c= uG u: binary data sequence of length 4( input) G: Generator matrix which is 7*4 c: Codeword     D

Describe in details about applications of computer networks, Describe in de...

Describe in details about applications of Computer Networks ?

What are the two broad class classifications, What are the two broad class ...

What are the two broad class classifications under which Networks can be divided? All computer networks fit in one of the two dimensions namely: a)      Transmission Technol

Coaxial applications and performance, Coaxial Applications & Performance ...

Coaxial Applications & Performance - Analog plus digital phone networks - Cable TV networks - Traditional Ethernet LANs - Power line and Home Networks-phone line -

Ipv6 packet format - network layer and routing , IPv6 packet Format Th...

IPv6 packet Format The format  of an IPv6 header is shown  in figure. Although IPv6 addresses are four  times  the size  of IPv4 address  the basic  IPv6 header is only twice

Optimizing stp, Optimizing STP  Because there is a separate instance of ...

Optimizing STP  Because there is a separate instance of the spanning tree for every active VLAN, a separate root election is conducted for each instance. If the default switch p

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd