Development tools environment , Computer Engineering

Assignment Help:

Main Objectives:
• MPLAB In-Circuit Debugger (ICD 2) functionality
• ICD 2 Connection design
• MPLAB ICD 2 setup with the PC and Interface board designed
• I²C Protocol buses technologies

MPLAB In-Circuit Debugger (ICD 2)

The MPLAB ICD 2 debugger/programmer tool: is a low cost real-time debugger and programmer for selected PIC microcontrollers and dsPIC DSCs. The ICD 2 uses two dedicated hardware lines (PGC and PGD) or pins that control In Circuit Serial ProgrammingTM (ICSPTM) of the device and, afterwards, debugging through proprietary, on-chip firmware.
The features of ICD 2 debug are built into the microcontroller and activated by downloading the debug code into the target processor. Some shared overhead expenses are one stack level, general purpose file registers and a small area of program memory when in the debug mode.
The ICD 2 main functions are downloading programs into the microcontroller. The programs are executed in real time and examined in detail with the debug functions of MPLAB. Also set watch variables and breakpoints from symbolic labels in C or assembly source code, and single step through C source lines or into assembly code. MPLAB ICD 2 can also be used as a development programmer for supported MCUs.

ICD2 CONNECTOR

Main Objectives:

  1. To enable between the ICD2 connector and any suitable peripherals e.g. ICD2 Debugger
  2. Uploading data or codes into the PIC via the connector

This is a way of plugging a PIC into a standard computer (PC). A separate piece of hardware, called a "Programmer or ICD2 Debugger" is required to connect to one side of the PC I/O port to the PIC on the other side. There are other frequently used connectors such as the parallel port, serial port (COM port), the USB etc.

ICD2 CONNECTOR PIN OUT

Defining the pins of the connectors on an ICD2 cable as shown in Figure below:

                        1654_ICD2.png

                                FIGURE: ICD2 cable

The standard In- Circuit Debugger (ICD2) cable is wired so that the pins are flipped between the ends. In other words, pin 1 on one end is connected to pin 6 on the other end, pin 2 to pin 5, etc. The pin out of each end is shown in table 3 below:
Table : ICD 2 PIN OUTS

Signal

ICD2 end pin    

Target end pin

VPP/ MCLR

 

6

    1

VDD

5

    2

GND

4

    3

PGD

3

    4

PGC

2

    5

not connected

1

    6


Related Discussions:- Development tools environment

Illustrate about direct addressing mode, Q. Illustrate about Direct Address...

Q. Illustrate about Direct Addressing mode? In this technique operand field of instruction specifies direct address of intended operand for example if instruction LOAD 500 uses

Granularity and , Granularity In parallel computing, granularity is a ...

Granularity In parallel computing, granularity is a important measure of the ratio of computation to communication. Coarse Granularity: relatively huge amounts of computa

Define cache memory, Define cache memory? A special very high speed mem...

Define cache memory? A special very high speed memory known as a cache is sometimes used to increase the speed of processing by making current programs and data available to th

What are program-invisible registers, What are program-invisible registers?...

What are program-invisible registers? Ans: the local and global descriptor tables are found in the memory system. To access and specify the address of these tables, program inv

Definitions of the procedures cons, Show that we can represent pairs of non...

Show that we can represent pairs of nonnegative integers using only numbers and arithmetic operations if we represent the pair a and b as the integer that is the product 2a3b. Give

Illustrate processor arrangements, Q. Illustrate processor arrangements? ...

Q. Illustrate processor arrangements? HPF$ PROCESSORS P2 (4, 3) !HPF$ TEMPLATE T2 (17, 20) !HPF$ DISTRIBUTE T2 (BLOCK, *) ONTO P1 Means that first dimension of T2 woul

Explain about RISC pipelining, Q. Explain about RISC PIPELINING? Instru...

Q. Explain about RISC PIPELINING? Instruction pipelining is frequently used to increase performance. Let's consider this in context of RISC architecture. In case of RISC machin

Instruction set architecture - assembly language, Instruction Set Architect...

Instruction Set Architecture (ISA): The Instruction Set Architecture (ISA) is the part of the processor which is noticeable to the compiler writer or programmer. The ISA serve

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd