Determine the memory access time, Electrical Engineering

Assignment Help:

Question:

(a) Explain the types of hazards in a 5 stage pipeline.

(b) Describe the three RAW dependencies in the following instructions.

i: R7←R12+R15
i + 1: R8←R7-R12
i + 2: R15←R8+R7

(c) Describe the metrics used to evaluate the performance of a cache memory.

(d) Consider a main memory and bus such that Tacc = 5, Tbus = 2, and w = 64 bits. For a given application, cache C1 has a hit ratio h1 = 0.88 with a line size L1 = 16 bytes. Cache C2 has a hit ratio h2 = 0.92 with a line size L2 = 32 bytes. The cache access time in both cases is 1 cycle.

Determine the memory access time for the C1 and C2. 

(e) Consider the cache (S,m,L) with S = 32KB,m = 1(direct-mapped), and L= 16B. The number of lines is 32 × 1024/16 = 2048. The memory reference can be seen as the triplet (displacement d, tag t, index i).

Determine the values of d, t, i.


Related Discussions:- Determine the memory access time

By which ferroelectric materials are characterised, Ferroelectric materials...

Ferroelectric materials are characterised by (A) Very high degree of polarisation. (B) A sharp dependence of polarisation on temperature. (C) Non-linear dependence o

Calculate the maximum motor torque, A 1000-hp, 2300-V, wye-connected, three...

A 1000-hp, 2300-V, wye-connected, three-phase, 60-Hz, 20-pole synchronous motor, for which cylindrical-rotor theory can be used and all losses can be neglected, has a synchronous r

Ac supply, its defination and mathematical expression if any

its defination and mathematical expression if any

Basic working principle of laser beam machining process, Define the basic w...

Define the basic working principle , process characteristics,advantages, disadvantages and application of Laser Beam Machining Process.

Back to back test of tranformer, what is the advantage and disadvantage of ...

what is the advantage and disadvantage of back to back test of transformer

Explain index mode and base address mode, Explain index mode and base addre...

Explain index mode and base address mode (with examples) available in microprocessors. Index Mode and Base Address Mode: Address supplied through the instruction is adde

Transistors, how fet transistor works in self bias

how fet transistor works in self bias

Pn junction, the depletion layer in the pn junction is caused by

the depletion layer in the pn junction is caused by

Optimal voltage control in distribution network with DG, Hi can you help to...

Hi can you help to work on my project...I want you to help me writing my graduation thesis

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd