Determine the memory access time, Electrical Engineering

Assignment Help:

Question:

(a) Explain the types of hazards in a 5 stage pipeline.

(b) Describe the three RAW dependencies in the following instructions.

i: R7←R12+R15
i + 1: R8←R7-R12
i + 2: R15←R8+R7

(c) Describe the metrics used to evaluate the performance of a cache memory.

(d) Consider a main memory and bus such that Tacc = 5, Tbus = 2, and w = 64 bits. For a given application, cache C1 has a hit ratio h1 = 0.88 with a line size L1 = 16 bytes. Cache C2 has a hit ratio h2 = 0.92 with a line size L2 = 32 bytes. The cache access time in both cases is 1 cycle.

Determine the memory access time for the C1 and C2. 

(e) Consider the cache (S,m,L) with S = 32KB,m = 1(direct-mapped), and L= 16B. The number of lines is 32 × 1024/16 = 2048. The memory reference can be seen as the triplet (displacement d, tag t, index i).

Determine the values of d, t, i.


Related Discussions:- Determine the memory access time

Generator, On which principle the generator works?

On which principle the generator works?

Explain the high-frequency response of fet amplifier, Q. Explain the high-f...

Q. Explain the high-frequency response of FET amplifier?  The analysis for the high frequency response of the FET amplifier is almost the same as that of the BJT amplifier. The

Cro, why is delay line used in vertical deflection on systems of CRO?

why is delay line used in vertical deflection on systems of CRO?

What do you mean by external data bus, What do you mean by external data bu...

What do you mean by external data bus? External Data Bus: A bus which connects a computer to the peripheral devices. The microprocessor-8088 has 16-bit registers, 20-bit add

Objectives of electricity and gas hazards, Objectives After studying th...

Objectives After studying this unit, you should be able to: 1. Describe the consequences of passing electric current through human body, 2. State and recognise the colour

Describe CCIT hierarchical structure, Q. Describe CCITT  hierarchical  stru...

Q. Describe CCITT  hierarchical  structure  of  switching  and  routing  using  block schematic.  Ans: Hierarchical network are capable of handling heavy traffic where req

Cmc complement carry instruction , CMC Complement Carry Instruction Th...

CMC Complement Carry Instruction This instruction complements  the carry  flag i .e   if the carry flag  is 1 before the execution of this  instruction it will be reset and if

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd