Determine the fault current and the bus voltages, Electrical Engineering

Assignment Help:

The one line diagram of a simple three-bus power system is shown in the figure below.  Each generator is represented by an emf behind the transient reactance.  All impedances are expressed in per unit on a common 100 MVA base, and for simplicity, resistances are neglected. The following assumptions are made:

  • Shunt capacitances are neglected and the system is considered on no-load.
  • All generators are running at their rated voltage and rated frequency with their emfs in phase.

1913_Determine the Fault Current and the Bus Voltages.png

Determine the fault current, the bus voltages, and the line currents during the fault when:

(a) a balanced three-phase fault with fault impedance Zf   = j0.02 pu occurs on bus 1;

(b) a bolted 3-phase fault occurs on bus 3.


Related Discussions:- Determine the fault current and the bus voltages

Followings are some disadvantage , Followings  are some  disadvantage ...

Followings  are some  disadvantage a.   Higher latching and holding  current b.Higher  on state  voltage  drop and power  losses c.Higher  gate  current d.Higher  gat

Calculate total resistance, Calculate total resistance among terminal A and...

Calculate total resistance among terminal A and B for the circuit below.

Impedance heating system, Under what circumstances is individual circuit pr...

Under what circumstances is individual circuit protection for a lighting and applications panel board not required? What is the purpose of guarding runway contact conductors and

Explain balanced wye-connected load, Balanced Wye-Connected Load Let us...

Balanced Wye-Connected Load Let us consider a three-phase, four-wire 208-V supply system connected to a balanced wye connected load with an impedance of 10 20° , as shown in F

Show that any periodic signal is not typically energy type, (a) Evaluate wh...

(a) Evaluate whether the sinusoidal signal x(t) = A cos (2πf 0 t + θ) is an energy-type or a power-type signal. (b) Show that any periodic signal is not typically energy type, a

Explain the delay model, Explain the delay model based on logical effort of...

Explain the delay model based on logical effort often used in estimating delays in logic cells. Hence use the model to predict the delay of a 4-input NOR logic cell with a 3 times

Electronics, Figure 1(a) shows a simple one-stage MOSFET amplifier. The inp...

Figure 1(a) shows a simple one-stage MOSFET amplifier. The input-output relationship is graphed in Figure 1(b), where the solid curve indicates operation in the saturated region an

Minimized circuit using or and and not gate, Given S(F) = A'B +'C'D + C'D +...

Given S(F) = A'B +'C'D + C'D +'A'B + 'A B + 'A 'C + 'A D + 'A C A. DRAW A MINIMIZED CIRCUIT USING ONLY OR AND NOT GATES (2 input gates) B. WRITE THE WIRE LIST Example of a

Diod, explain the application of the Si,zener,and LED diodes

explain the application of the Si,zener,and LED diodes

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd