Determine the cpi load latency, Electrical Engineering

Assignment Help:

Question:

(a) Describe the following terminologies:
i. Branch
ii. Branch Prediction
iii. Branch Predictor
iv. Branch Misprediction

(b) Consider that 15% of instructions are loads and that 20% of the instructions following a load depend on its results and are stalled for 1 cycle. All instructions and all loads hit in their respective first-level caches. Consider further that 20% of instructions are branches, with 60% of them being taken and 40% being not taken. The penalty is 2 cycles if the branch is not taken, and it is 3 cycles if the branch is taken. Then, 1 cycle is lost for 20% of the loads, 2 cycles are lost when a conditional branch is not taken, and 3 cycles are lost for taken branches.

(i) Determine the CPI load latency, CPI branches, CPI, and IPC.

(ii) A very simple optimization implementation for branches is to consider that they are not taken. There will be no penalty if indeed the branch is not taken, and there will still be a 3 cycle penalty if it is taken. Calculate the CPI branches, CPI, and IPC.

(iii) Assuming that a branch-not-taken strategy has been implemented, plot CPI vs. branch misprediction cost when the latter varies between 3 and 20 cycles.

(iv) Do your computations in (iii) argue for sophisticated branch predictors when the pipelines become "deeper"?

(c) In (b), we assumed that the cache miss penalty was 20 cycles. With modern processors running at a frequency of 1 to 3 GHz, the cache miss penalty can reach several hundred cycles.

(i) Keeping all other parameters the same as in (b), plot CPI vs. cache miss penalty cost when the latter varies between 20 and 500 cycles.

(ii) Do your computations argue for the threat of a "memory wall" whereby loading instructions and data could potentially dominate the execution time?


Related Discussions:- Determine the cpi load latency

Vital parameters of regulator quality, Vital parameters of regulator qualit...

Vital parameters of regulator quality: 1. The output voltage's temperature coefficient of is the change in output voltage with temperature (perhaps averaged over a certain tem

How power amplifiers are classified, a. Describe briefly with suitable diag...

a. Describe briefly with suitable diagrams, how power amplifiers are classified with reference to operating point? b. Get the maximum efficiency of class A direct coupled power

What do you mean by companding, Q. What do you mean by Companding? In o...

Q. What do you mean by Companding? In order to lower the crest factor of a waveform, so as to produce better performance, a process known as companding is used. It works like a

Why monitoring and control done, Why Monitoring and control done? Mo...

Why Monitoring and control done? Monitoring and control using microprocessors/computers is often done for the below reasons: - It is safer (faster response to non-standar

What do you mean by nibble, Q. What do you mean by Nibble? The nibble i...

Q. What do you mean by Nibble? The nibble is a collection of bits on a 4-bit boundary. It would not be a particularly interesting data structure except for two items BCD (binar

Determine the current for given capacitance values, Q. Consider the circuit...

Q. Consider the circuit of Figure. Determine and sketch i L (t) and v C (t) for capacitance values of (a) 1/6 F, (b) 1/8 F, and (c) 1 / 26 F. Note that the capacitance values ar

Explain priority interrupts of 8085, Explain priority interrupts of 8085. ...

Explain priority interrupts of 8085. The 8085 microprocessor has five interrupt inputs. They are TRAP, RST .5, RST 6.5, RST 5.5, and INTR. These interrupts have a fixed prio

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd