Determine the cpi load latency, Electrical Engineering

Assignment Help:

Question:

(a) Describe the following terminologies:
i. Branch
ii. Branch Prediction
iii. Branch Predictor
iv. Branch Misprediction

(b) Consider that 15% of instructions are loads and that 20% of the instructions following a load depend on its results and are stalled for 1 cycle. All instructions and all loads hit in their respective first-level caches. Consider further that 20% of instructions are branches, with 60% of them being taken and 40% being not taken. The penalty is 2 cycles if the branch is not taken, and it is 3 cycles if the branch is taken. Then, 1 cycle is lost for 20% of the loads, 2 cycles are lost when a conditional branch is not taken, and 3 cycles are lost for taken branches.

(i) Determine the CPI load latency, CPI branches, CPI, and IPC.

(ii) A very simple optimization implementation for branches is to consider that they are not taken. There will be no penalty if indeed the branch is not taken, and there will still be a 3 cycle penalty if it is taken. Calculate the CPI branches, CPI, and IPC.

(iii) Assuming that a branch-not-taken strategy has been implemented, plot CPI vs. branch misprediction cost when the latter varies between 3 and 20 cycles.

(iv) Do your computations in (iii) argue for sophisticated branch predictors when the pipelines become "deeper"?

(c) In (b), we assumed that the cache miss penalty was 20 cycles. With modern processors running at a frequency of 1 to 3 GHz, the cache miss penalty can reach several hundred cycles.

(i) Keeping all other parameters the same as in (b), plot CPI vs. cache miss penalty cost when the latter varies between 20 and 500 cycles.

(ii) Do your computations argue for the threat of a "memory wall" whereby loading instructions and data could potentially dominate the execution time?


Related Discussions:- Determine the cpi load latency

Drift current and diffusion current, Drift Current and Diffusion Current : ...

Drift Current and Diffusion Current : There are two mechanisms in which electrons and holes move through a semiconductor. One of these is termed as drift and other is diffusi

What are the five stages in a dlx pipeline, The five stages of DLX pipeline...

The five stages of DLX pipeline is:- ? Operand location ? Number of explicit operands per instruction ? Operand storage in the CPU ? Operations ? Type and size of o

Asynchronous and synchronous logic design, One of the simplest circuits is ...

One of the simplest circuits is the asynchronous or ' ripple' counter. Below is shown the circuit diagram of a simple 3 stage ripple counter. The operation of this circuit

Illustrate the principle of alignment, Q. Illustrate the principle of align...

Q. Illustrate the principle of alignment? Pieces of highly permeablematerial, such as iron, situated in ambientmediumof lowpermeability, such as air, in which a magnetic field

The filter capacitor , It is needed to use a half-wave rectifier for a dc p...

It is needed to use a half-wave rectifier for a dc power supply that gives an average dc output voltage of 15 V and a maximum ±1V ripple is permitted. The rectifier feeds a load of

Measure phase angle by using an oscilloscope, 1. Introduction : ...

1. Introduction : Theory:  Phase angle is defined as the number of degrees separating two sine waves of the same frequency. The Phase shift is defined as any change t

Survey methods and analysis - power supply, Survey Methods and Analysis - P...

Survey Methods and Analysis - Power Supply There are two major methods of gathering information from customers: qualitative and quantitative.  Quantitative Rese

What is pipelined architecture, What is pipelined architecture? The com...

What is pipelined architecture? The computer is composed of two parts that operate asynchronously one part known as a BIU, fetches instruction from code memory while the memory

Pinch off voltage, Pinch off Voltage: The current in N-JFET because of...

Pinch off Voltage: The current in N-JFET because of a small voltage V DS  is described by: I DSS = (2a) W/L (qN d μ n V DS ) In which 2a  = channel thickness

Semiconductors, Why do potential barriers breaks when a breakdown voltage i...

Why do potential barriers breaks when a breakdown voltage is application to semiconductor

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd