Determine the cpi load latency, Electrical Engineering

Assignment Help:

Question:

(a) Describe the following terminologies:
i. Branch
ii. Branch Prediction
iii. Branch Predictor
iv. Branch Misprediction

(b) Consider that 15% of instructions are loads and that 20% of the instructions following a load depend on its results and are stalled for 1 cycle. All instructions and all loads hit in their respective first-level caches. Consider further that 20% of instructions are branches, with 60% of them being taken and 40% being not taken. The penalty is 2 cycles if the branch is not taken, and it is 3 cycles if the branch is taken. Then, 1 cycle is lost for 20% of the loads, 2 cycles are lost when a conditional branch is not taken, and 3 cycles are lost for taken branches.

(i) Determine the CPI load latency, CPI branches, CPI, and IPC.

(ii) A very simple optimization implementation for branches is to consider that they are not taken. There will be no penalty if indeed the branch is not taken, and there will still be a 3 cycle penalty if it is taken. Calculate the CPI branches, CPI, and IPC.

(iii) Assuming that a branch-not-taken strategy has been implemented, plot CPI vs. branch misprediction cost when the latter varies between 3 and 20 cycles.

(iv) Do your computations in (iii) argue for sophisticated branch predictors when the pipelines become "deeper"?

(c) In (b), we assumed that the cache miss penalty was 20 cycles. With modern processors running at a frequency of 1 to 3 GHz, the cache miss penalty can reach several hundred cycles.

(i) Keeping all other parameters the same as in (b), plot CPI vs. cache miss penalty cost when the latter varies between 20 and 500 cycles.

(ii) Do your computations argue for the threat of a "memory wall" whereby loading instructions and data could potentially dominate the execution time?


Related Discussions:- Determine the cpi load latency

Applied electronics, What is coupling? Explain the types of coupling

What is coupling? Explain the types of coupling

Explain node-voltage and mesh-current analyses, Explain Node-voltage and me...

Explain Node-voltage and mesh-current analyses? The node-voltage and mesh-current methods, which complement each other, are well-ordered systematic methods of analysis for solv

Explain about common channel signalling, Q. Explain about Common Channel Si...

Q. Explain about Common Channel Signalling? Common Channel Signalling (CCS), centralized maintenance and automatic faultdiagnosis and interactive human-machine interface are so

Microprocessor, Memory map of tpa in a personal computer and explain such o...

Memory map of tpa in a personal computer and explain such of the areas in brief

Circuit analysis, what is quality factor in term circuit analysis

what is quality factor in term circuit analysis

Wire-line and fiber-optic channel, Q. Wire-line and Fiber-optic channel? ...

Q. Wire-line and Fiber-optic channel? Wire-line channels are used extensively by the telephone network for voice, data, and video transmission. Twisted-pair wire lines (with

Differentiator.., in case of a differentiator will the amplitude rise or fa...

in case of a differentiator will the amplitude rise or falls?

Combination of uni-selectors and two motion selectors, Q Using a combinatio...

Q Using a combination of Uni-selectors and two motion selectors, draw a diagram of thousand line exchange and illustrate its working. Ans: The diagram for such an exchange i

Explain the ideal drain characteristics of the jfet, Q. Explain the ideal d...

Q. Explain the ideal drain characteristics of the JFET? The JFET consists of a thin layer of n-type material with two ohmic contacts, the source S and the drain D ,along with t

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd