Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Determine phase - voltage and power:
A balanced star connected load is supplied from a symmetrical 3-phase 440 Volt system. The current in each of the phase is 40 Amp and lags 30o behind the phase voltage. Determine
1. phase voltage,
2. power,
3. reactive power drawn by a the load, and
4. phase impedance.
Solution
For three phase star connected load voltage applied VL = 440 Volt
(a) V ph = 440/ √3 = 254.03 Volt
Power current = I ph = 40 ∠ - 30o Amp = I L
(b) Power P3φ =3 VL I L cos φ = 3 × 440 × 40 cos 30o
= 26400 Watt = 26.4 kW
(c) Reactive power drawn by the load:
Q3φ = √3 VL I L sin φ
= √3 × 440 × 40 sin 30o
= 15242.047 Var = 15.24 kVAr
(e) Phase impedance Z ph = V ph I ph
=254.03 ∠ 0o / 40 ∠- 30o = 6.35 ∠ 30o Ω
Two projects using the principle of functional independence, increases system accuracy?
Explain the term- Electronic Mail (email) Another form of communication is through email. This has the below advantages over video conferencing: - There are no language pro
Mention how do the following instructions differ in their functionality SUB: It performs changes the destination operand and the subtraction operation. CMP: Comparison instr
Q. Explain how phase angle measurement are carried out with vector impedance meter. Sol. Impedance measurements are concerned with both the magnitude (Z) and the phase
design SR latch with universal logic gates.draw and explain the logic diagrams
Q. Illustrate the operation performed by instruction OUT 47 h, AL. Ans: It transfers contents of AL to I/O port 47h. Notice that I/O port number appears as 0047h on the 16 b
jsidjsiod dkndkdisd dknssbs bsjbabd asj u dhihf ujojdsajfs sjssaidhsidw idgsdusadidjwap ewkeowr krwnrh bwvr [ wrj wrj 1 nnwoi khiwrjw ko e woewerijr rjwr jr rjhpr
Explain the Working of Asynchronous (Ripple) Counters? An external clock is connected to the clock input of the first flip-flop (FF0) only. Thus FF0 changes state at the falli
NETWORK DUALITY
circuit diagram of 2 bit magnitude comparator
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd