Determine efficiency on diffrent load cycle, Electrical Engineering

Assignment Help:

Q. A 75-kVA transformer has an iron loss of 1 kW and a full-load copper loss of 1 kW. If the transformer operates on the following load cycle, determine the all-day efficiency:

8 hours full load at unity power factor

8 hours no load

8 hours one-half full load at unity power factor


Related Discussions:- Determine efficiency on diffrent load cycle

#mixed storage oscilloscope, ..Explain mixedd storage oscilloscope with ne...

..Explain mixedd storage oscilloscope with neat diagram,

Show the r-1s complement, Q. Show the r-1s Complement? Subtract eve...

Q. Show the r-1s Complement? Subtract every digit of the number from r-1 (the radix of the system - 1)ex.             952 10

Dee, how do we construct wind turbines. procedures methods

how do we construct wind turbines. procedures methods

Thevenin equivalent circuit, The circuit below will be most efficiently ana...

The circuit below will be most efficiently analyzed by obtaining the Thevenin equivalent circuit for the circuit to the left of the points (a-b) on the schematic. The capacitor is

Magnetic circuits, Magnetic circuits To  see  how  this   is  used   i...

Magnetic circuits To  see  how  this   is  used   in  practice, consider a coil of N turns wound onto a closed ring shaped former with a very high (note:    r (steel) = 200

Explain topology method used in lan technology, Q. Explain topology method ...

Q. Explain topology method used in LAN technology? Ans: LAN Topologies: Network topology is a physical schematic which demonstrates interconnection of the many users. Th

How can magnetic fields can be plot, The magnetic fields can be plot by usi...

The magnetic fields can be plot by using: i.  Compass ii.  Iron dust method  .

Supernode, how does creating a supernode helps solve the problems?

how does creating a supernode helps solve the problems?

Boolean functions by employing 8-to-1multiplexers, Q. Implement the followi...

Q. Implement the following Boolean functions by employing 8-to-1multiplexers. (a) F 1 (A,B,C) = Σ m i (0, 2, 4, 6) (b) F 2 (A,B,C) = Σ m i (1, 3, 7)

Realize various dividers in the schematic representation, Q. Counters are u...

Q. Counters are used to realize various dividers in the schematic representation of the digital clock shown in Figure. The blocks labeled "logic array" are logic gate combinations

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd