Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
A certain memory has a capacity of 4K × 8(i) How many data input and data output lines does it have?(ii) How many address lines does it have?(iii) What is its capacity in bytes?Ans.
(i) available capacity =4Kx8= 210 x210 x 8= 212x8Since in the 4Kx8 ,the second number shows the number of bits in each word therefore the number of data input lines will be 8 and also the data output lines.(ii) That has total 4K (212) address line that are required to address 212 locations.(iii) Capacity in bytes of this is 4K bytes.
Q. What is Memory Address Register? Memory Address Register (MAR): It specifies address of memory location from that data or instruction is to be accessed (read operation) or t
Show that a positive logic NAND gate is equivalent to negative logic NOR gate. Ans: Positive logic denotes True or 1 with a high voltage and False or 0 with a low volt
In RDBMS, what is the efficient data structure used in the internal storage representation? B+ tree. Because in B+ tree, all the data is kept only in leaf nodes, that makes sea
The NOR gate output will be low if the two inputs are ? Ans. Output is low if any of the input is high means input may be 01,10 or 11.
State the Protected mode interrupt In protected mode, interrupts have exactly same assignments just like in real mode though the interrupt vector table is different. Instead
The scope of the experts system is very limited. It cannot work outside the field it is being used. The users knowledge is required to adjust to new situation. To reduce
Q. What is Block size of cache memory? Block Size: Block size means unit of data (few memory words) exchanged between main and cache memory. As block size increases from very
I²C TECHNOLOGIES The I2C protocol bus is two bi-directional wires, serial data (SDA) and serial clock (SCL), that transmit information between the devices connected to the bus.
For two stages network the switching elements for M inlets with r blocks and N outlets with s blocks is given by (A) Ms + Nr (B) Mr + Ns (
"A datagram cannot be larger than the MTU of a network over which it is sent." Is the statement true or false? Explain with the help of a suitable example. All hardware technol
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd