Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
A certain memory has a capacity of 4K × 8(i) How many data input and data output lines does it have?(ii) How many address lines does it have?(iii) What is its capacity in bytes?Ans.
(i) available capacity =4Kx8= 210 x210 x 8= 212x8Since in the 4Kx8 ,the second number shows the number of bits in each word therefore the number of data input lines will be 8 and also the data output lines.(ii) That has total 4K (212) address line that are required to address 212 locations.(iii) Capacity in bytes of this is 4K bytes.
The logic circuit shown in the given figure can be minimised to Ans. The minimised figure of logic diagram is D, the output of the logic circuit is as Y=(X+Y')'+(X'+(X+
What is the Semiconductor memory chip A semiconductor memory chip comprises a large number of cells organized into an array and the logic necessary to access any array in the c
Differentiate between Transport and Session layers of OSI model. OSI Model Transport Layer The transport layer utilizes the services provided through the network layer, as
What is a multitape TM? A multi-tape Turing machine having of a finite control with k-tape heads and k-tapes each tape is infinite in both directions. On a one mov
Q. Define Point-to-point Communication? The simplest form of message is a point to point communication. A message is sent from the transmitting processor to a receiving process
what is process management ?
A design for the seven segment decoder is required. The decoder has four inputs which represent a number from 0 to 9 in binary and seven outputs which are connected to the seven
Karnaugh map is used for the purpose of ? Ans. Karnaugh map is used for, to minimize the terms in a Boolean expression.
Q. Explain functions of direct memory access? Though CPU intervention in DMA is minimised however it should use path between interfaces that is system bus. So DMA involves an e
Q. Explain 4 bit Ripple counter with necessary diagram. Q. Explain JK Master-slave Flip-flop with block diagram and logic design. Q. Explain JK flip-flop using SR flip-flop
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd