Design issues of interconnection network, Computer Engineering

Assignment Help:

Design Issues Of Interconnection Network

The following are the problems, which should be considered while preparing an interconnection network.

1)   Dimension and size of network:  It should be decided what the dimensionality of the network is and how many PE?s are there in the network i.e. with how many neighbours, each processor is linked.

2)   Symmetry of the network: It is essential to consider whether the network is symmetric or not i.e., whether all processors are linked with same number of processing elements, or the processing elements of edges or corners have different number of adjacent elements.

3)   What is data communication strategy?  Whether all processors are commune with each other in one time unit synchronously or asynchronously on require basis.

4)    Message Size:  What is message size is?  How much data a processor can deliver in one time unit.

5)   Start up time:  What is the time necessary to initiate the communication process.

6)   Data transfer time: How extensive does it take for a message to reach to another processor.  Whether this time is a function of link distance among two processors or it depends on the number of nodes coming in between.

7)   The interconnection network is static or dynamic:  It means whether the design of interconnection network is governed by algorithm or the algorithm allowing flexibility in choosing the path.

 


Related Discussions:- Design issues of interconnection network

An append structure with pooled or cluster tables, Can we include customizi...

Can we include customizing include or an append structure with Pooled or Cluster tables? No.

Breif on loosely coupled systems, Loosely Coupled Systems These s...

Loosely Coupled Systems These systems don't share global memory since shared memory concept increases the problem of memory conflicts, which consecutively slows down the

What is error checking, What is error checking? It computes the error c...

What is error checking? It computes the error correcting code (ECC) value for the data read from the given sector and compares it with the corresponding ECC value read from the

Define programmable logic array and programmable array logic, Define Progra...

Define Programmable Logic array & Programmable Array Logic? Combinational ckt is implemented with ROM Do not care conditions become an address input. PLA is alike to ROM. PLA d

Balanced trees and their operations, what is ment by avl tree n insertion n...

what is ment by avl tree n insertion n deletion ,2-3 tress insertion n deletion

Basic tradeoff of concerns for instruction set design, Q. Basic Tradeoff of...

Q. Basic Tradeoff of concerns for instruction set design? Basic Tradeoff: Smaller instruction (less space) vs. desire for more powerful instruction repertoire. Generally p

Illustrate about probability of collision, Illustrate about probability of ...

Illustrate about probability of collision? Probability of collision: There is a triangle and on this let’s assume that there are three ants one on each corner and are free t

Describe about remote-load latency problem, Q. Describe about Remote-load L...

Q. Describe about Remote-load Latency Problem? When one processor requires some remote loading of data from other nodes then processor has to wait for these two remote load ope

Explain the quantization error of an ADC, Explain the Quantization error...

Explain the Quantization error of an ADC. Ans. Quantization error- An analog voltage is within the range of 0 to 1V and for 3 bit output, the size of all intervals are

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd