Design issues of interconnection network, Computer Engineering

Assignment Help:

Design Issues Of Interconnection Network

The following are the problems, which should be considered while preparing an interconnection network.

1)   Dimension and size of network:  It should be decided what the dimensionality of the network is and how many PE?s are there in the network i.e. with how many neighbours, each processor is linked.

2)   Symmetry of the network: It is essential to consider whether the network is symmetric or not i.e., whether all processors are linked with same number of processing elements, or the processing elements of edges or corners have different number of adjacent elements.

3)   What is data communication strategy?  Whether all processors are commune with each other in one time unit synchronously or asynchronously on require basis.

4)    Message Size:  What is message size is?  How much data a processor can deliver in one time unit.

5)   Start up time:  What is the time necessary to initiate the communication process.

6)   Data transfer time: How extensive does it take for a message to reach to another processor.  Whether this time is a function of link distance among two processors or it depends on the number of nodes coming in between.

7)   The interconnection network is static or dynamic:  It means whether the design of interconnection network is governed by algorithm or the algorithm allowing flexibility in choosing the path.

 


Related Discussions:- Design issues of interconnection network

Explain what is high debugging?, It is helped to recure the bugs. A program...

It is helped to recure the bugs. A program has problem that time this debugging is helped to solve the bugs is simply, this is the method of the recure bugs in the programming lang

Functioning of registers, Functioning of registers: at any instance of time...

Functioning of registers: at any instance of time global registers and only one window of registers is visible and is addressable as if it were only set of registers. So for progra

How much volts a CMOS logic device has approximately, The logic 0 level of ...

The logic 0 level of a CMOS logic device is approximately ? Ans. The low level is 0 volts approx in CMOS logic device.

Determine the statement for array, Q. Determine the statement for array? ...

Q. Determine the statement for array? Determine the statement ALIGN A[i] WITH B[i] This statement aligns every A[i] with B[i] as displayed in Figure below. Figure

Main characteristics of horizontal organizational structure, What are the m...

What are the main characteristics of Horizontal Organizational Structure? Horizontal Organization’s main characteristics are given below: The work is structured all aroun

Turning machine, procedure of turning machine operation on markov algorithm...

procedure of turning machine operation on markov algorithm

Show the format text in document window, Q. Show the format text in Documen...

Q. Show the format text in Document window? You can format text in Document window by setting properties in Property inspector. First, select the text you want to format and th

What are the exceptions encountered for fp operation, What are the exceptio...

What are the exceptions encountered for FP operation? The exceptions encountered for FP operation are overflow, underflow. /0, inexact and invalid values.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd