Design a half adder, Computer Engineering

Assignment Help:

Q. Design a half adder?

In half adder inputs are:

The augend let's say 'x' and addend 'y' bits.

The outputs are sum 'S' and carry 'C' bits.

Logical relationship between these are given by truth table as displayed in figure (a). Carry 'C' can be attained on implementing AND gate on 'x' & 'y' inputs so C = x.y whereas S can be found from Karnaugh Map as displayed in figure (b).  Corresponding logic diagram is displayed in figure (c).

So sum and carry equations of half- adder are:

S  =  x.y¯ + x¯.y

C =  x.y

322_Design a half adder.png

Figure: Half - Adder implementation


Related Discussions:- Design a half adder

What is difference between ram and fifo, What is difference between RAM and...

What is difference between RAM and FIFO? FIFO certainly does not have address lines. It is stands for first in and first out. It is an algorithm based method. It is used to s

What is hashing, What is Hashing? Hashing: Hashing gives the direct acc...

What is Hashing? Hashing: Hashing gives the direct access of record from the file no matter where the record is in the file. This is possible with the help of a hashing functio

Learning weights in perceptrons, Learning Weights in Perceptrons In det...

Learning Weights in Perceptrons In detail we will look at the learning method for weights in multi-layer networks next chapter. The following description of learning in percept

Dram, DRAM consists of MOSFET's but the technique is to use the drain sourc...

DRAM consists of MOSFET's but the technique is to use the drain source capacitance to hold charge. If charge is present logic '1' is held, no charge logic '0'. As you know capacito

What are latches and flipflops, What are latches and flipflops? There a...

What are latches and flipflops? There are two types of circuits as follows: a. Combinational b. Sequential Flipflops and latches both come into the category of "sequen

Classify scheduler, Classify Scheduler. Scheduler is a kernel function ...

Classify Scheduler. Scheduler is a kernel function decide which method  be  thought to be implemented by the processor: the scheduler scans the list of processes in the ready s

Computer to computer transmission of structured data, Computer to computer ...

Computer to computer transmission of structured data using standardised documentation is known as Electronic data interchange (EDI).

Mutability and accessibility of primary memory, Mutability and Accessibilit...

Mutability and Accessibility of primary memory: Mutability: Read/write storage or mutable storage  It provides permit ion for the information to be overwritten at

What is a privileged instruction, What is a privileged instruction? To ...

What is a privileged instruction? To protect the operating system of a computer from being corrupted by user programs, particular instructions can be executed only whereas the

What is the last entry in all bdc tables, What is the last entry in all BDC...

What is the last entry in all BDC tables? In all BDC tables the last entry is to save the data by using the field name BDC_OKCODE and a field value of '/11'.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd