Design a 8 to 1 multiplexer using the fourvariable function, Computer Engineering

Assignment Help:

Design a 8 to 1 multiplexer by using the fourvariable function given by
F(A, B, C, D) = ∑ m(0,1,3,4,8,9,15).

Ans. Design of 8 to 1 Multiplexer: It is a four-variable function and thus we require a multiplexer along with three selection lines and 8 inputs. We select to apply variables B, C, and D for the selection lines. It is shown in Table no.1. The first half of given minterms are associated with A' and the second half with A. Through circling the minterms of the function and applying the rules for determine values for the multiplexer inputs, the implementation represented in Table no.2.
The specified function can be implemented along with a 8-to-1 multiplexer as represented in fig.(a). 3 of the variables as B, C and D are applied to the selection lines in order that is B is connected to s2, C to s1 and D to s0.  Hence the inputs of the multiplexer are 0, 1, A and A'. As BCD = 000,001 and 111 output F = 1 because I0 and I8 = 1 for BCD(000), I1 = 1and I9 =1 correspondingly. Thus, minterms m0 = A' B' C' m1 = A' B' C, m8 = A', B', C' and m9 = A' B' C generate a 1 output. While BCD = 010, 101 and 110, output F = 0, as I2, I5 and I6 respectively are equivalent to 0.

Minterm

A           B          C           D

F

0

0            0           0           0

1

1

0            0           0           1

1

2

0            0           1           0

0

3

0            0           1           1

1

4

0            1           0           0

1

5

0            1           0           1

0

6

0            1           1           0

0

7

0            1           1           1

0

8

1            0           0           0

1

9

1            0           0           1

1

10

1            0           1           0

0

11

1            0           1           1

0

12

1            1           0           0

0

13

1            1           0           1

0

14

1            1           1           0

0

15

1            1           1           1

1

Table no.1 Truth Table for 8-1 Multiplexer

613_Design a 8 to 1 multiplexer.png

Table no.2 Implementation Table for 8 to 1 MUX

2184_1Design a 8 to 1 multiplexer.png

Fig.(a) Logic circuit for 8-to-1 Multiplexer


Related Discussions:- Design a 8 to 1 multiplexer using the fourvariable function

Binary resolution, Binary Resolution: However we saw unit resolution f...

Binary Resolution: However we saw unit resolution for a propositional inference rule in the previous lecture:  (A?  B,   ¬B) /A Thus we can take this a little further to

Parallel computing, explain different types of parallel processing mechani...

explain different types of parallel processing mechanism

Demostrate the example of spreadsheet, Now consider the following spreadshe...

Now consider the following spreadsheet: Formula in cell D2 is = (B2/C2) Replicating this formula (by highlighting then drag down to D7) gives all the formulas needed in cell

Cache simulater, Requirements You are required to program (in a high l...

Requirements You are required to program (in a high level language such as C, C++, Java) and implement a cache simulator which will have the following inputs and outputs:-

Differentiate between http and ftp, Differentiate between http and ftp. ...

Differentiate between http and ftp. HTTP and FTP were developed to make Internet transmission better. FTP is utilized to exchange files among computer accounts, to transfer

Database, er table for hospital management system

er table for hospital management system

Explain the use of ssl to secure the network, Explain the use of SSL to sec...

Explain the use of SSL to secure the network.  SSL (Secure Sockets Layer) is a protocol developed by Netscape for transferring private documents by the Internet. SSL works by u

How to convert binary to octal and hexadecimal, Q. How to convert Binary to...

Q. How to convert Binary to Octal and Hexadecimal? Rules for these conversions are simple. For converting binary to octal binary number is splitted in groups of three, that are

Find the width of a time division space switch, I n a time division space s...

I n a time division space switch the size of the control memory is N and its Width:  (A) Log 10 M  (B) Log e M  (C) Log N M  (D) Log 2 M Where N are the ou

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd