Describe target processor arrangements, Computer Engineering

Assignment Help:

Q. Describe target processor arrangements?

Having seen how to describe one or more target processor arrangements we need to initiate mechanisms for distributing data arrays over those arrangements. The DISTRIBUTE directive is used to distribute a data object on an abstract processor array.

The syntax of a DISTRIBUTE directive is:   

!HPF$ DISTRIBUTE  array_lists  [ONTO arrayp]

where array_list is the list of array to be distributed and arrayp is abstract processor array.

The ONTO specifier can be used to carry out a distribution across a specific processor array. If any processor array is not specified one is automatically chosen by compiler. 

HPF permits arrays to be distributed over the processors directly however it is frequently more suitable to go through intermediary of an explicit template. A template can be declared in much the similar way like processor arrangement.

!HPF$ TEMPLATE T(50, 50, 50)

Declares a 50 by 50 by 50 three-dimensional template known as T. Having declared it we are able to establish a relation amid some processor arrangement and a template by employing DISTRIBUTE directive. There are 3 ways in that a template can be distributed over Processors: Block, cyclic and *. 

(a) Block Distribution

Simple block distribution is specified by 

!HPF$ DISTRIBUTE T1(BLOCK) ONTO P1

Where T1 is a template and P1 is a processor arrangement.

In this case every processor gets a contiguous block of template elements. All processors obtain the similar sized block. The final processor can get lesser sized block.


Related Discussions:- Describe target processor arrangements

What are the ways to create a new form, What are the ways to create a new f...

What are the ways to create a new form? You can make a new form in any of the following three ways: Using AutoForm: You can make a form based on a single table or query qui

Differentiate between qa and testing, Differentiate between QA and testing....

Differentiate between QA and testing. - Quality Assurance is more a stop thing, ensuring quality in the company and thus the product rather than just testing the product for so

Explain bus interface unit, Q. Explain Bus Interface Unit? BIU (Bus Int...

Q. Explain Bus Interface Unit? BIU (Bus Interface Unit) mainly interacts with system bus. It executes nearly all the activities relating to fetch cycle like:  Computing

Explain what is a transaction in sap terminology, Explain what is a transac...

Explain what is a transaction in SAP terminology. In SAP terminology, a transaction is series of logically linked dialog steps.

Adbms, what are the different way of executing pipelines

what are the different way of executing pipelines

The interface chip design, This is an embedded system that involves the int...

This is an embedded system that involves the integration of hardware and software design stages. It consists of the user interface (keypads and LCD display) and two Peripheral Inte

Explain abstract class, What is an interface and what is an abstract class?...

What is an interface and what is an abstract class? Please, expand by examples of using both. Explain why?   Abstract classes are closely related to interfaces. They are classe

Combinational circuit for sorting the string, Every input line of combinati...

Every input line of combinational circuit represents a specific element of the string let's say xi and every output line results in the form of a sorted list. In order to get the a

Explain register marker, Explain Register marker. Register marker: St...

Explain Register marker. Register marker: Strowger selectors doing searching and counting. Conversely, the crossbar switch has no 'intelligence'. Something external to the

Draw the logic circuit using NOR gates using K-map, Draw the logic circuit ...

Draw the logic circuit using minimizaed equation by K-map for the simplified function using NOR gates only. F (A, B, C, D) = Π M (1, 2, 3, 8, 9, 10, 11,14) ⋅ d (7, 15) Ans

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd