Define wilkes control unit, Computer Engineering

Assignment Help:

Q. Define Wilkes Control Unit?

Prof. M. V. Wilkes of the Cambridge University Mathematical Laboratory invented the term microprogramming in 1951. He offered a systematic alternative process for designing control unit of a digital computer. At the time of instruction executing a machine instruction, a sequence of transformations and transfer of information from one register in processor to another take place. These were also known as the micro operations. Due to the analogy between the executions of individual steps in a machine instruction to execution of individual instruction in a program. Wilkes introduced the idea of microprogramming. Wilkes control unitreplaces the combinational and sequential circuits of hardwired CU by a simple CU in conjunction with a storage unit which stores the sequence of steps of instruction which is a micro-program.

In Wilkes microinstruction has two main components:

a)  Control field thatdenotes the control lines which are to be activated and

b)  Address field that provides address of the subsequent microinstruction to be executed.

The figure below is an illustration of Wilkes control unit design. 

1315_Define Wilkes Control Unit.png

Figure: Wilkes Control Unit

The control memory in Wilkes control is organized like a PLA's like matrix made of diodes. This is partial matrix and comprises two components the control signals and address of the subsequent micro-instruction. Register I comprises the address of next micro-instruction which is one step of instruction execution, for illustration T1 in M1 or T2 in M2 etc. as in Figure below. On decoding the control signals are producedwhich cause execution of micro-operation(s) of that step. Additionally the control unit denotes the address of next micro-operation that gets loaded through register II to register I. Register I can also be loaded by register II and enable IR input control signal. This will pass address of first micro-instruction of execute cycle. At the time of a machine cycle one row of the matrix is triggered. The first portion of the row produces the control signals which control the operations of the processor. Second part produces the address of row to be selected in next machine cycle. 

At beginning of the cycle the address of the row to be selected is contained in register I. This address is input to decoder that is activated by a clock pulse.

This triggers the row of control matrix. Two-register arrangement is required as the decoder is a combinational circuit; with only one register output would become input at the time of a cycle. This can be an unstable condition because of repetitive loop.


Related Discussions:- Define wilkes control unit

Data bus is bidirectional, Why address bus is unidirectional and data bus i...

Why address bus is unidirectional and data bus is bidirectional? Ans) Because there is no require address transaction among processor and peripheral device but data bus is req

Facsimile , FACSIMILE : This is often known as 'fax' and it represents the...

FACSIMILE : This is often known as 'fax' and it represents the interface between reprographic and computer technology. By using fax, the contents of a sheet of paper (text or illu

What are micrographics, What are micrographics? A micrographic is an im...

What are micrographics? A micrographic is an image or photographic reproduction of an object which is then changed to film. Micrographics are frequently used for permanent reco

What is cache coherency, Cache coherence refers to the integrity of data st...

Cache coherence refers to the integrity of data stored in local caches of a shared resource. Cache coherence is a special case of memory coherence. When clients in a system, mainly

Define memory latency, Define Memory Latency? It is used to refer to th...

Define Memory Latency? It is used to refer to the amount of time it takes to transfer a word of data to or from the memory.

Smtp vs esmtp, what shortcomings of smtp are over come by esmtp?

what shortcomings of smtp are over come by esmtp?

Implementation of 3 line to 8 line decoder, Implement the following functio...

Implement the following function using a 3 line to 8 line decoder. S (A,B,C) =   ∑ m(1,2,4,7) C (A,B,C) =  ∑ m ( 3,5,6,7)         Ans. Given function S (A,B,C) = m (1,2,4,7)

Explain communications and synchronization, Communications Parallel t...

Communications Parallel tasks normally have to exchange data. There are various manners in which this can be achieved like over a network or through a shared memory bus. The

Define flash memory, Define Flash Memory. It is an approach same to EEP...

Define Flash Memory. It is an approach same to EEPROM technology. A flash cell is based on a one transistor controlled by trapped charge just like an EEPROM cell.

Contraposition, Contraposition : The contraposition equivalence is as ...

Contraposition : The contraposition equivalence is as follows:  So it may seem a small strange at first, this means that it appears which we have said nothing in the f

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd