Define wilkes control unit, Computer Engineering

Assignment Help:

Q. Define Wilkes Control Unit?

Prof. M. V. Wilkes of the Cambridge University Mathematical Laboratory invented the term microprogramming in 1951. He offered a systematic alternative process for designing control unit of a digital computer. At the time of instruction executing a machine instruction, a sequence of transformations and transfer of information from one register in processor to another take place. These were also known as the micro operations. Due to the analogy between the executions of individual steps in a machine instruction to execution of individual instruction in a program. Wilkes introduced the idea of microprogramming. Wilkes control unitreplaces the combinational and sequential circuits of hardwired CU by a simple CU in conjunction with a storage unit which stores the sequence of steps of instruction which is a micro-program.

In Wilkes microinstruction has two main components:

a)  Control field thatdenotes the control lines which are to be activated and

b)  Address field that provides address of the subsequent microinstruction to be executed.

The figure below is an illustration of Wilkes control unit design. 

1315_Define Wilkes Control Unit.png

Figure: Wilkes Control Unit

The control memory in Wilkes control is organized like a PLA's like matrix made of diodes. This is partial matrix and comprises two components the control signals and address of the subsequent micro-instruction. Register I comprises the address of next micro-instruction which is one step of instruction execution, for illustration T1 in M1 or T2 in M2 etc. as in Figure below. On decoding the control signals are producedwhich cause execution of micro-operation(s) of that step. Additionally the control unit denotes the address of next micro-operation that gets loaded through register II to register I. Register I can also be loaded by register II and enable IR input control signal. This will pass address of first micro-instruction of execute cycle. At the time of a machine cycle one row of the matrix is triggered. The first portion of the row produces the control signals which control the operations of the processor. Second part produces the address of row to be selected in next machine cycle. 

At beginning of the cycle the address of the row to be selected is contained in register I. This address is input to decoder that is activated by a clock pulse.

This triggers the row of control matrix. Two-register arrangement is required as the decoder is a combinational circuit; with only one register output would become input at the time of a cycle. This can be an unstable condition because of repetitive loop.


Related Discussions:- Define wilkes control unit

Functions in first-order logic sentences, Functions in first-order logic se...

Functions in first-order logic sentences - artificial intelligence: Functions may be thought of as special predicates, where we think of all but 1 of the arguments as input and

Explain data parallel programming, Q. Explain Data Parallel Programming? ...

Q. Explain Data Parallel Programming? In data parallel programming model major focus is on performing concurrent operations on a data set. The data set is characteristically or

Comparison between risc and cisc - computer architecture, Comparison betwee...

Comparison between risc and cisc - computer architecture: CISC  Emphasis on hardware  Includes multi-clock complex instructions  Memory-to-memory

Multi-threaded processors, Multi-Threaded Processors In unit 2, we have...

Multi-Threaded Processors In unit 2, we have gone through the use of distributed shared memory in parallel computer architecture. Although the use of distributed shared memory

What is an avl tree, What is an AVL tree? AVL Tree An AVL tree is...

What is an AVL tree? AVL Tree An AVL tree is a binary tree in which the dissimilarity in heights among the left and the right subtree is not more than one for each node.

Gralands robots, You have been contacted by Jean-Luc Picard commanding offi...

You have been contacted by Jean-Luc Picard commanding officer of Star Trek: The Next Generation. The Commander needs your support to develop a software routine to simulate the Robo

What is cache memory, Q. What is Cache Memory? Cache memory is a very f...

Q. What is Cache Memory? Cache memory is a very fast and small memory between CPU and main memory whose access time is closer to processing speed of CPU. It behaves as a high-s

Why eprom chips are mounted in packages, Why EPROM chips are mounted in pac...

Why EPROM chips are mounted in packages that have transparent window? Since the erasure needs dissipating the charges trapped in the transistors of memory cells. This can be co

Requirements for cache simulator, Using your cache simulator and using smal...

Using your cache simulator and using smalltex.din as your memory trace determine the total miss rate, compulsory miss rate, capacity miss rate, and conflict miss rate for the follo

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd