Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Define the ADDRESSING MODES?
The elementary set of operands in 8086 can reside in memory, register and immediate operand. How can these operands be retrievedby various addressing modes? The answer to the question above is provided in the subsequent sub-section. Large number of addressing modes assists in addressing complex data structures with ease. A number of specific Terms and registers roles for addressing:
Base register (BX, BP): These registers are employed for pointing to base of a stack, array etc.
Index register (SI, DI): These registers are employed as index registers in data and/or extra segments.
Displacement: It signifies offset from the segment address.
Addressing modes of 8086
Mode
Description
Direct
Effective address is the displacement of memory variable.
Register Indirect
Effective address is the contents of a register.
[BX]
[SI]
[DI]
[BP]
Based
Effective address is the sum of a base register and a displacement.
LIST[BX]
(OFFSET LIST + BX)
[BP + 1]
Indexed
Effective address is the sumof an index register and a displacement.
LIST[SI]
[LIST +DI]
[DI + 2]
Based Indexed
Effective address is the sum of a base and an index register.
[BP + DI]
Based Indexed with
displacement
Effective address is the sum of a base register, an index register, and a displacement.
[BX + SI + 2]
State The Benefits of Encapsulation To hide the details of a class, you can declare that data or implementation in the private part of class so that other class clients will n
Vector reduction Instructions When operations on vector are being decreased to scalar items as a result then these are vector reduction instructions. These instructions are ref
What are the features of Client/Server Computing? Although there are several different configurations, different hardware and software platforms and even dissimilar network pro
what is cascade rollback
Interrupt vector table is always created in first 1K area of the memory. Explain why? When CPU receives an interrupt type number from PIC, it uses this number to look up corres
An SNMP integer whose value is 200 has to be transmitted. Show its representation in ASN.1 syntax. An ASN.1 transfer syntax describes how values of ASN.1 types are unambiguousl
Question (a) A 500 MHz Pentium III processor takes 2 ms to run a program with 200,000 instructions. A 300 MHz UltraSparc processor takes 1.8 ms to run the same program with 23
Loop Level This is one more level of parallelism where iterative loop instructions can be parallelized. Fine Granularity size is used at this level also. Simple loops in a
Displaying a number Supposing that two digit number 59 is stored as number 5 in BH and number 9 in BL to convert them to equivalent ASCII we will add "0" to each one of them.
1) Define a job scheduling strategy that will meet business requirement of reporting availability by 6am CST for the following cubes? Show the job scheduling dependencies in a pict
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd