Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Define the ADDRESSING MODES?
The elementary set of operands in 8086 can reside in memory, register and immediate operand. How can these operands be retrievedby various addressing modes? The answer to the question above is provided in the subsequent sub-section. Large number of addressing modes assists in addressing complex data structures with ease. A number of specific Terms and registers roles for addressing:
Base register (BX, BP): These registers are employed for pointing to base of a stack, array etc.
Index register (SI, DI): These registers are employed as index registers in data and/or extra segments.
Displacement: It signifies offset from the segment address.
Addressing modes of 8086
Mode
Description
Direct
Effective address is the displacement of memory variable.
Register Indirect
Effective address is the contents of a register.
[BX]
[SI]
[DI]
[BP]
Based
Effective address is the sum of a base register and a displacement.
LIST[BX]
(OFFSET LIST + BX)
[BP + 1]
Indexed
Effective address is the sumof an index register and a displacement.
LIST[SI]
[LIST +DI]
[DI + 2]
Based Indexed
Effective address is the sum of a base and an index register.
[BP + DI]
Based Indexed with
displacement
Effective address is the sum of a base register, an index register, and a displacement.
[BX + SI + 2]
hosting on aws
Q. Illustrate Clock signals of clock pulse generator? Synchronization in a sequential circuit is attained by a clock pulse generator that gives continuous clock pulse. Figure
In a particular exchange during busy hour 1200 calls were offered to a group of trunks, during this time 6 calls were lost. The average call duration being 3 minutes Calculate Traf
What is an I/O buffer? What is the advantage of buffering? Is buffering always effective? Justify your answer with help of an example. One type of I/O requirement arises from
The Linux Process Scheduler uses time slice to prevent a single process from using the CPU for too long. A time slice specifies how long the process can use the CPU. In our simulat
What are types of firewalls? There are conceptually two types of firewalls as: 1. Network Level 2. Application Level
You should now have a reasonably clear understanding of what is meant by interaction design. However, there are several other terms which are often used to refer to particular aspe
Explain the relationship amongst Translated address and Linked address. Translated address: Address assigned through the translator Linked address: Address assigned
Q. Explain about Memory Buffer Register? Memory Buffer Register (MBR): It's a register that comprises the data to be written in memory (write operation) or it obtains the data
the various Scheduling algorithms ..
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd