Define the addressing modes, Computer Engineering

Assignment Help:

Q. Define the ADDRESSING MODES?

The elementary set of operands in 8086 can reside in memory, register and immediate operand. How can these operands be retrievedby various addressing modes? The answer to the question above is provided in the subsequent sub-section. Large number of addressing modes assists in addressing complex data structures with ease. A number of specific Terms and registers roles for addressing:

Base register (BX, BP): These registers are employed for pointing to base of a stack, array etc.

Index register (SI, DI): These registers are employed as index registers in data and/or extra segments.

Displacement: It signifies offset from the segment address. 

Addressing modes of 8086

Mode

Description

 

Direct

Effective address is the displacement of memory variable.

 

Register Indirect

Effective address is the contents of a register.

[BX]

[SI]

[DI]

[BP]

Based

Effective address is the sum of a base register and a displacement.

LIST[BX] 

(OFFSET LIST + BX)

[BP + 1]

Indexed

Effective address is the sumof an index register and a displacement.

LIST[SI]

[LIST +DI]

[DI + 2]

Based Indexed

Effective address is the sum of a base and an index register.

[BP + DI]

[BP + DI]

Based Indexed with

displacement

Effective address is the sum of a base register, an index register, and a displacement. 

[BX + SI + 2]


Related Discussions:- Define the addressing modes

Simplify the expressions by using boolean postulates, Simplify the given ex...

Simplify the given expressions using Boolean postulates Y = (A + B)(A‾ + C)(B + C) Ans. Y = (A + B)(A‾ + C)(B + C) = (A A‾ + AC + B A‾ + BC) (B + C) = (AC + B A‾ + BC) (B + C)

Ready and standard mode for point-to-point message passing, Q. Ready and St...

Q. Ready and Standard mode for point-to-point message passing? Ready mode: Transmitting can be started only if matching receive has already been initiated.  Standard mode: M

Need of cisc cpu - computer architecture, Need of CISC CPU -  computer arc...

Need of CISC CPU -  computer architecture: Why is Intel spending money and time to manufacture the Pentium II and the Pentium III? The answer of this question is simple, ba

difference among primary and secondary storage device, In primary storage ...

In primary storage device the storage capacity is fixed. It has a volatile memory. In secondary storage device the storage capacity is not limited. It is a nonvolatile memory. Prim

Define cache line, Define cache line. Cache block is used to refer to a...

Define cache line. Cache block is used to refer to a set of contiguous address location of some size. Cache block is also referred to as cache line.

Illustrate the ftp commands, Q. Illustrate the FTP commands? FTP includ...

Q. Illustrate the FTP commands? FTP includes many commands however only few are used to retrieve a file. A user is required to understand the three basic commands to connect to

What are the basic components of dialog program, What are the basic compone...

What are the basic components of dialog program? Screens (Dynpros) Every dialog in an SAP system is controlled by dynpros. A dynpros having of a screen And its flow log

Minimis logic function using K-map, Minimise the logic function F (A, B, C,...

Minimise the logic function F (A, B, C, D) = Π M (1, 2, 3, 8, 9, 10, 11,14) ⋅ d (7, 15) Use Karnaugh map.   Ans. Given function F=∏M(1,2,3,8,9,10,11,14).d(7, 15) F'=B'D+B'C+AC+AB'

Address translation with dynamic partition, Address translation with dynami...

Address translation with dynamic partition : Given figure shows the address translation process with dynamic partitioning, where the processor provides hardware support for

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd