Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Now let's define range which a normalised mantissa can signify. Let's presume that our present representations has normalised mantissa so left most bit can't be zero so it has to be 1. So it's not required to store this first bit and it's being presumed implicitly for number. So a 23-bit mantissa can signify 23 + 1 = 24 bit mantissa in our representation.
So smallest mantissa value can be:
Implicit first bit as 1 followed by 23 zero's which is
0.1000 0000 0000 0000 0000 0000
Decimal equivalent = 1 × 2-1 = 0.5
Maximum value of mantissa:
Implicit first bit 1 followed by 23 one's which is
0.1111 1111 1111 1111 1111 1111
Decimal equivalent:
For finding binary correspondent let's add 2-24 to above mantissa as below
Binary: 0.1111 1111 1111 1111 1111 1111
What is SEGMENT - Assembler directives SEGMENT: This directive defines to assembler the start of a segment with name segment-name. Segment name must be unique and follows the
Q. Device drivers in Windows system? In Windows system device drivers are implemented as dynamic link libraries (DLLs). This scheme has advantages which DLLs comprises sharea
Explain Excess 3 Codes Ans. Excess 3 Codes 1. This is the other form of BCD code. All decimal digits are coded in 4 bit binary code. 2. The code for all decimal di
Channel means logical communication link. There are two parts of channels a) Message channel, b) MQI channel 1) Mesage channel use for communication among QMgr to Q
Q. Definition of Decision support system? Definition of DSS: A decision support system is a specific kind of information system which is an interactive system that supports in
Q. What is Input - Output Instructions? An I/O instruction is stored in memory of computer and is fetched as well as executed by processor producing an I/O-related command for
diifference between pure and impure interpeter
Write a Verilog code for synchronous and asynchronous reset? Synchronous reset, synchronous means clock dependent so reset must not be present in sensitivity disk eg: alway
State the structure of Verilog code you follow? A good template for your Verilog file is shown below. // timescale directive tells the simulator the base units and precision
Why a linked list is called a dynamic data structure? What are the advantages of using linked list over arrays? A linked list is known as a dynamic data structure because it
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd