Define general purpose register architecture, Computer Engineering

Assignment Help:

Q. Define General Purpose Register Architecture?

General Purpose Register (GPR) Architecture: A register is a word of internal memory similar to the accumulator. GPR architecture is an extension of the accumulator idea it implies that use a set of general-purpose registers thatshould be explicitly named by instruction. Registers can be used for anything either holding operands for operations or temporary intermediate values. Dominant architectures are PDP-11, IBM 370 and all (RISC)Reduced Instant Set Computer machines etc. Major instruction set characteristic whether an ALU instruction has two or more operands splits GPR architectures:

'C = A + B'may be implemented on both architectures as:

      Register - Memory                      Load/Store through Registers

      LOAD R1, A                                LOAD R1, A

      ADD R1, B                                   LOAD R2, B

      STORE C, R1                               ADD R3, R1, R2

     STORE C, R3


Related Discussions:- Define general purpose register architecture

Low level language program, The commands (instructions) are native instruct...

The commands (instructions) are native instructions to the 68HC11 and therefore it is termed a low level language program. Examining the program the instructions (mnemonics) they a

And-introduction rule, And-Introduction: In generally English says tha...

And-Introduction: In generally English says that "if we know that a lot of things are true, so we know that the conjunction of all of them is true", then we can introduce conj

Example of unification, Example of Unification: Let now here, assume i...

Example of Unification: Let now here, assume instead that we had these two sentences as:  knows(john,X) → hates(john, X)  knows(jack, mary)  Thus here the predicate n

How can we send data to external programs, How can we send data to external...

How can we send data to external programs? Using SPA/GPA parameters(SAP memory). Using EXPORT/IMPORT data (ABAP/4 memory)

Explain vector reduction instructions, Vector reduction Instructions Wh...

Vector reduction Instructions When operations on vector are being decreased to scalar items as a result then these are vector reduction instructions. These instructions are ref

How are comparisons done in 8086 assembly language, Q. How are comparisons ...

Q. How are comparisons done in 8086 assembly language? There is a compare instruction CMP. Though this instruction just sets the flags on comparing two operands (both 16 bits

What is a cooperation model, What is A cooperation model A cooperation ...

What is A cooperation model A cooperation model defines the way interdependencies are established by cooperative interactions. We recognize two basic roles services can play: c

How is EISA bus different from ISA bus, How is EISA bus different from ISA ...

How is EISA bus different from ISA bus? Extended Industry Standard Architecture (EISA) is a 32 bit modification to ISA bus. As computers became larger and had wider data buses,

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd