Define general purpose register architecture, Computer Engineering

Assignment Help:

Q. Define General Purpose Register Architecture?

General Purpose Register (GPR) Architecture: A register is a word of internal memory similar to the accumulator. GPR architecture is an extension of the accumulator idea it implies that use a set of general-purpose registers thatshould be explicitly named by instruction. Registers can be used for anything either holding operands for operations or temporary intermediate values. Dominant architectures are PDP-11, IBM 370 and all (RISC)Reduced Instant Set Computer machines etc. Major instruction set characteristic whether an ALU instruction has two or more operands splits GPR architectures:

'C = A + B'may be implemented on both architectures as:

      Register - Memory                      Load/Store through Registers

      LOAD R1, A                                LOAD R1, A

      ADD R1, B                                   LOAD R2, B

      STORE C, R1                               ADD R3, R1, R2

     STORE C, R3


Related Discussions:- Define general purpose register architecture

What is parallel sections construct, What is Parallel Sections Construct? ...

What is Parallel Sections Construct? The parallel sections construct is a shortcut for specifying a parallel construct comprising one sections construct however no other statem

What is the role of ir and pc, What is the role of IR and PC?  Instruct...

What is the role of IR and PC?  Instruction Register (IR) having the instruction being implemented. Its output is available to the control circuits, which make the timing signa

What are the steps in executing the program, What are the steps in executin...

What are the steps in executing the program? 1.Fetch 2.Decode 3.Execute 4.Store

Explain the real time process control, Explain the Real time process contro...

Explain the Real time process control Process control is a real time system. Though this is very different to real time (transaction) processing; this system generally involves

Minimis logic function using K-map, Minimise the logic function F (A, B, C,...

Minimise the logic function F (A, B, C, D) = Π M (1, 2, 3, 8, 9, 10, 11,14) ⋅ d (7, 15) Use Karnaugh map.   Ans. Given function F=∏M(1,2,3,8,9,10,11,14).d(7, 15) F'=B'D+B'C+AC+AB'

Explain about the term intranet in brief, Explain about the term Intranet i...

Explain about the term Intranet in brief. Intranet: An Intranet is a form of information system which facilitates communication into the organizations in between widely

Explain direct memory access, Explain Direct Memory Access. A modest en...

Explain Direct Memory Access. A modest enhances in hardware enables an IO device to transfer a block of information to or from memory without CPU intervention. This task needs

Difference among java beans & servlets, Java bean is a reusable component, ...

Java bean is a reusable component, where as the servlet is the java program which extends the server capability.

Determine the bit value and bitstrings , Testing Your Program All progr...

Testing Your Program All programs must be thoroughly tested before they are released to users. Create some sample input files of a small size and manually figure out what the o

Program size for different instruction set approaches, Q. Program size for ...

Q. Program size for different Instruction Set Approaches? Assumptions: Complex Instruction is: Add C, A, B having 16 bit addresses and 8 bit data operands All opera

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd