Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Define General Purpose Register Architecture?
General Purpose Register (GPR) Architecture: A register is a word of internal memory similar to the accumulator. GPR architecture is an extension of the accumulator idea it implies that use a set of general-purpose registers thatshould be explicitly named by instruction. Registers can be used for anything either holding operands for operations or temporary intermediate values. Dominant architectures are PDP-11, IBM 370 and all (RISC)Reduced Instant Set Computer machines etc. Major instruction set characteristic whether an ALU instruction has two or more operands splits GPR architectures:
'C = A + B'may be implemented on both architectures as:
Register - Memory Load/Store through Registers
LOAD R1, A LOAD R1, A
ADD R1, B LOAD R2, B
STORE C, R1 ADD R3, R1, R2
STORE C, R3
What are the disadvantages of FCFS scheduling algorithm as compared to shortest job first (SJF) scheduling? Disadvantages: (i) Waiting time can be huge if short requests w
Define pipelining Pipelining is an efficient way of organizing concurrent activity in a computer system. The processor implements the program by fetching and implementing instr
A group of 20 servers carry traffic of 10 erlangs. If the average duration of a call is three minutes, calculate the number of calls put through by a single server and the group as
Q. Explain about Semiconductor Memories? Originally IC technology was used for constructing processor however soon it was realized that same technology can be used for construc
What is data hazard in pipelining? What are the solutions? A data hazard is a situation in which the pipeline is stalled due to the data to be operated on are delayed for some
Described virtual memory Ans: Data is to be stored in physical memory locations that have addresses different from those that specified by the program. The memory control circu
How many two input AND gates and two input OR gates are required to realize Y = BD+CE+AB ? Ans. Here three product terms, therefore three AND gates of two inputs are needed.
Explain Session Layer of OSI Model. The session layer manages, establishes and terminates communication sessions. Communication sessions contain service of requests and serv
Explain the access methods used in LANs. Access methods utilized in LAN: i. Switched access: this is used in LANs which are assigned around CBXs. Electronic switching
What is blocking probability? Blocking Probability: The blocking probability P is described as the probability like all the servers in system are busy. If all the servers ar
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd