Define general purpose register architecture, Computer Engineering

Assignment Help:

Q. Define General Purpose Register Architecture?

General Purpose Register (GPR) Architecture: A register is a word of internal memory similar to the accumulator. GPR architecture is an extension of the accumulator idea it implies that use a set of general-purpose registers thatshould be explicitly named by instruction. Registers can be used for anything either holding operands for operations or temporary intermediate values. Dominant architectures are PDP-11, IBM 370 and all (RISC)Reduced Instant Set Computer machines etc. Major instruction set characteristic whether an ALU instruction has two or more operands splits GPR architectures:

'C = A + B'may be implemented on both architectures as:

      Register - Memory                      Load/Store through Registers

      LOAD R1, A                                LOAD R1, A

      ADD R1, B                                   LOAD R2, B

      STORE C, R1                               ADD R3, R1, R2

     STORE C, R3


Related Discussions:- Define general purpose register architecture

Define a variant of top-down parsing without backtracking, A parser which i...

A parser which is a variant of top-down parsing without backtracking is? Ans. Recursive Descend is a variant of top-down parsing without backtracking.

Line of code of assembly language, In how many ways line of code of assembl...

In how many ways line of code of assembly language can be divided? A line of code of an assembly language program can be divided in three columns called as fields. The fields d

Target_parent, TARGET = "_parent" "_parent" is used in a situation whe...

TARGET = "_parent" "_parent" is used in a situation where a frameset file is nested inside another frameset file. A link in one of the inner frameset documents that uses "_par

Explain collaboration on task and event management, What is difference betw...

What is difference between collaboration on task and event management? Web-based task management application let the user handle the multiple pieces and parts of large projects

Draw the circuit diagram of a Master-Slave J-K flip-flop, Draw the circuit ...

Draw the circuit diagram of a Master-slave J-K flip-flop using NAND gates. What is race around condition? How is it eliminated in a Master-slave J-K flip-flop? Ans. Using NA

Explain the different sub-functions of process scheduling, Explain the diff...

Explain the different sub-functions of Process Scheduling. Process scheduling contains the subsequent sub-functions: 1. Scheduling: Chooses the process to be executed next

Time complexity in the worst case, Speicified the following piece of code: ...

Speicified the following piece of code: int i = 1; int j = 4; while (i     {      if (i%3 == 0) i+=3;      else i+=4;        if (j%2 == 0) j*=4;      els

Explain the instruction decode, Q. Explain the Instruction Decode? Ins...

Q. Explain the Instruction Decode? Instruction Decode: This phase is performed under control of Control Unit of computer. The Control Unit determines the operation which is t

What is net-fu and where is it?, Net-fu is a web-based interface to a scri...

Net-fu is a web-based interface to a script-fu server. The work is completed at a remote site. To see Net-fu, point your web browser or one of the mirror sites, and then go to "gim

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd