User Account

All Pages

define CISC and RISC ?, Basic Computer Science

Assignment Help:
Two competing architectures were developed for improving the architecture of the central processing unit, and different processors are conventional to each one. Both had their power and weaknesses, and as such also had supporters and detractors.
CISC: Complex Instruction Set Computers
Earlier developments were based in the order of the idea that making the CPU more complex and supporting a superior number of potential instructions would lead to amplified performance. This thought is at the root of CISC processors, such as the Intel x 86 ranges, which have very large instruction sets reaching up to and on top of three hundred separate instructions. They also have amplified complexity in other areas, with many more specialized addressing modes and registers also being implemented and variable length of the instruction codes themselves.
Performance was getting better here by allowing the generalization of program compilers, as the range of more advanced instructions available led to fewer refinements having to be made at the compilation process. But, the complexity of the processor hardware and architecture that resulted can cause such chips to be hard to understand and program for, and also means they can be exclusive to produce.
RISC: (Reduced Instruction Set Computers)
In conflict to CISC, the mid-1980s saw the beginnings of the RISC philosophy. The plan here was that the best way to get better performance would be to make simpler the processor workings as much as probable. RISC processors, for example the IBM PowerPC processor, have a greatly simplified and concentrated instruction set, numbering in the region of one hundred instructions or less. Addressing modes are basic back to four or less, and the length of the codes is fixed so as to allow standardization across the instruction set.
Changing the architecture to this extent means that fewer transistors are used to create the processors. This means that RISC chips are much cheaper to produce than their CISC counterparts. As well the reduced instruction set means that the processor can execute the instructions more rapidly, potentially allowing for greater speeds. However, only allowing such easy instructions means a greater burden is placed upon the software itself. Less instructions in the instruction set means a greater stress on the efficient writing of software with the instructions that are accessible. Supporters of the CISC architecture will point out that their processors are of good sufficient performance and cost to make such efforts not worth the problem.
CISC RISC
Large (100 to 300) Instruction Set Small (100 or less)
Complex (8 to 20) Addressing Modes Simple (4 or less)
Specialized Instruction Format Simple
Variable Code Lengths Fixed
Variable Execution Cycles Standard for most
Higher Cost / CPU Complexity Lower
Compilation Simplifies Processor design
Processor design Complicates Software

Related Discussions:- define CISC and RISC ?

Digitalelectronics, what duality principle and huntington postulates

what duality principle and huntington postulates

Iterative deepening search-artificial intelligence, Iterative Deepening Sea...

Iterative Deepening Search- Artificial intelligence: So, breadth first search is guaranteed to find a solution (if one exists), but it grape whole memory. However, Depth first

Computer input, COMPUTER INPUT: Figure shows input information for a ty...

COMPUTER INPUT: Figure shows input information for a typical airborne digital computer.  The sensors in Figure develop analogue electrical signals representing: -

Input devices of a digital computer, Input devices of a digital computer: ...

Input devices of a digital computer: Input devices are used to read the instructions and data to be processed and output devices display the results obtained after executing t

Cp, I NEED FLOW CHART ANT DRAWINGS OF BASIC OPERATIONS OF COMPUTER

I NEED FLOW CHART ANT DRAWINGS OF BASIC OPERATIONS OF COMPUTER

What is Multilevel Feedback Queue Scheduling?, • Multilevel feedback queue...

• Multilevel feedback queue-scheduling algorithm enables a process to move among queues. It uses a number of ready queues and acquaintances a dissimilar priority with every queue.

Buses, BUSES It can be seen from Figure 4 that there are three buses ...

BUSES It can be seen from Figure 4 that there are three buses - the data bus, the address bus, and the control bus. Each bus consists of a group of parallel wires. The da

Search problems in artificial intelligence, Specifying Search Problems ...

Specifying Search Problems In our agent terms, a problem to be solved is a particular task where the agent starts with the environment in a given state and acts upon the enviro

With an example, Question 1 With an example, illustrate the concept of ext...

Question 1 With an example, illustrate the concept of extern variable Question 2 What is the difference between pointer variable and simple variable? Question 3 Give the

Telecommunications standards, TELECOMMUNICATIONS STANDARDS: They are d...

TELECOMMUNICATIONS STANDARDS: They are defined internationally by the CCITT (Consultative Committee for International Telegraphy and Telephones), but to deal with the rapidly

Write Your Message!

Captcha
Order Assignment

Featured Services

Order Now

Popular Subjects

Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

Submit Assignment

Academics

Major Subjects

Majors

Get In Touch

whatsapp: +91-977-207-8620

Phone: +91-977-207-8620

Email: [email protected]

TERMS & POLICIES

HELP & SUPPORT

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd