User Account

All Pages

define CISC and RISC ?, Basic Computer Science

Assignment Help:
Two competing architectures were developed for improving the architecture of the central processing unit, and different processors are conventional to each one. Both had their power and weaknesses, and as such also had supporters and detractors.
CISC: Complex Instruction Set Computers
Earlier developments were based in the order of the idea that making the CPU more complex and supporting a superior number of potential instructions would lead to amplified performance. This thought is at the root of CISC processors, such as the Intel x 86 ranges, which have very large instruction sets reaching up to and on top of three hundred separate instructions. They also have amplified complexity in other areas, with many more specialized addressing modes and registers also being implemented and variable length of the instruction codes themselves.
Performance was getting better here by allowing the generalization of program compilers, as the range of more advanced instructions available led to fewer refinements having to be made at the compilation process. But, the complexity of the processor hardware and architecture that resulted can cause such chips to be hard to understand and program for, and also means they can be exclusive to produce.
RISC: (Reduced Instruction Set Computers)
In conflict to CISC, the mid-1980s saw the beginnings of the RISC philosophy. The plan here was that the best way to get better performance would be to make simpler the processor workings as much as probable. RISC processors, for example the IBM PowerPC processor, have a greatly simplified and concentrated instruction set, numbering in the region of one hundred instructions or less. Addressing modes are basic back to four or less, and the length of the codes is fixed so as to allow standardization across the instruction set.
Changing the architecture to this extent means that fewer transistors are used to create the processors. This means that RISC chips are much cheaper to produce than their CISC counterparts. As well the reduced instruction set means that the processor can execute the instructions more rapidly, potentially allowing for greater speeds. However, only allowing such easy instructions means a greater burden is placed upon the software itself. Less instructions in the instruction set means a greater stress on the efficient writing of software with the instructions that are accessible. Supporters of the CISC architecture will point out that their processors are of good sufficient performance and cost to make such efforts not worth the problem.
CISC RISC
Large (100 to 300) Instruction Set Small (100 or less)
Complex (8 to 20) Addressing Modes Simple (4 or less)
Specialized Instruction Format Simple
Variable Code Lengths Fixed
Variable Execution Cycles Standard for most
Higher Cost / CPU Complexity Lower
Compilation Simplifies Processor design
Processor design Complicates Software

Related Discussions:- define CISC and RISC ?

Distinguish between the following javascript built-in method, QUESTION ...

QUESTION (a) Draw an annotated diagram explaining how data is transmitted to web servers during a standard form submit event. (b) What in your opinion makes a bad web site?

What is a font, Question 1 What is a desktop? Explain the Windows XP deskt...

Question 1 What is a desktop? Explain the Windows XP desktop? Question 2 How does a flash drive work? Question 3 Write the procedure for creating Macro Question 4 E

Create a queue, QUESTION (a) Give the representation of a queue as an a...

QUESTION (a) Give the representation of a queue as an abstract data type. (b) What is a priority queue? Give two types of priority queues. (c) The following program does

E- learning processes, E- Learning Processes: Since, any e-learning pr...

E- Learning Processes: Since, any e-learning project checks your achievements against a learning outcome, therefore, it starts with identification and verification process. Th

Deadlock , My question on the following link: http://www.3n33.com/upload/d...

My question on the following link: http://www.3n33.com/upload/download.php?img=1410

Multiprocessor dsp systems, Multiprocessor DSP Systems Over modern time...

Multiprocessor DSP Systems Over modern times several organizations have provided forums made up of several DSPs. More lately, semiconductor organizations have been providing sn

What is the definition of instructiion set?, For a processor to be able ...

For a processor to be able to process an instruction, it requires to be able to determine what the instruction is asking to be carried out. For this to take place, the CPU requires

Software development, requirement analysis and specification for online vot...

requirement analysis and specification for online voting

Define Multilevel Queue Scheduling?, • A multilevel queue scheduling algori...

• A multilevel queue scheduling algorithm divides the ready queue in several separate queues, for example • In a multilevel queue scheduling processes are lastingly assigned to one

Explain code editor window and solution explorer, Question 1 Explain the c...

Question 1 Explain the components of the .NET Framework also give a diagram for this Question 2 Explain Code Editor Window and Solution Explorer Question 3 Write a

Write Your Message!

Captcha
Order Assignment

Featured Services

Order Now

Popular Subjects

Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

Submit Assignment

Academics

Major Subjects

Majors

Get In Touch

whatsapp: +91-977-207-8620

Phone: +91-977-207-8620

Email: [email protected]

TERMS & POLICIES

HELP & SUPPORT

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd