User Account

All Pages

define CISC and RISC ?, Basic Computer Science

Assignment Help:
Two competing architectures were developed for improving the architecture of the central processing unit, and different processors are conventional to each one. Both had their power and weaknesses, and as such also had supporters and detractors.
CISC: Complex Instruction Set Computers
Earlier developments were based in the order of the idea that making the CPU more complex and supporting a superior number of potential instructions would lead to amplified performance. This thought is at the root of CISC processors, such as the Intel x 86 ranges, which have very large instruction sets reaching up to and on top of three hundred separate instructions. They also have amplified complexity in other areas, with many more specialized addressing modes and registers also being implemented and variable length of the instruction codes themselves.
Performance was getting better here by allowing the generalization of program compilers, as the range of more advanced instructions available led to fewer refinements having to be made at the compilation process. But, the complexity of the processor hardware and architecture that resulted can cause such chips to be hard to understand and program for, and also means they can be exclusive to produce.
RISC: (Reduced Instruction Set Computers)
In conflict to CISC, the mid-1980s saw the beginnings of the RISC philosophy. The plan here was that the best way to get better performance would be to make simpler the processor workings as much as probable. RISC processors, for example the IBM PowerPC processor, have a greatly simplified and concentrated instruction set, numbering in the region of one hundred instructions or less. Addressing modes are basic back to four or less, and the length of the codes is fixed so as to allow standardization across the instruction set.
Changing the architecture to this extent means that fewer transistors are used to create the processors. This means that RISC chips are much cheaper to produce than their CISC counterparts. As well the reduced instruction set means that the processor can execute the instructions more rapidly, potentially allowing for greater speeds. However, only allowing such easy instructions means a greater burden is placed upon the software itself. Less instructions in the instruction set means a greater stress on the efficient writing of software with the instructions that are accessible. Supporters of the CISC architecture will point out that their processors are of good sufficient performance and cost to make such efforts not worth the problem.
CISC RISC
Large (100 to 300) Instruction Set Small (100 or less)
Complex (8 to 20) Addressing Modes Simple (4 or less)
Specialized Instruction Format Simple
Variable Code Lengths Fixed
Variable Execution Cycles Standard for most
Higher Cost / CPU Complexity Lower
Compilation Simplifies Processor design
Processor design Complicates Software

Related Discussions:- define CISC and RISC ?

Explain the different methods of encryption technique, Problem When a d...

Problem When a data is sent across the network it is encrypted and arranged in a way that even if there is a diversion in the flow of data should not leak the data. At the rece

Z80 CPU STATUS FLAGS, function of each status flags Z80 status flags

function of each status flags Z80 status flags

Cryptography, Question 1 Consider the one-time pad encryption scheme to e...

Question 1 Consider the one-time pad encryption scheme to encrypt a 1-bit message m, and assume m is chosen with uniform distribution from message space M={0,1}. Let E1 be the ev

C++, whats the out put of int main(){ int n=310; funcone(n); functwo(&n); ...

whats the out put of int main(){ int n=310; funcone(n); functwo(&n); cout return 0; } void funcone(intn) n=240; } void func two(intn*) { n=120; }

What isit, what can you do and what and how who can becbgbfbvuidfgvbkjfdhvb...

what can you do and what and how who can becbgbfbvuidfgvbkjfdhvb98dshrnfjkbhqdbnfiubnfdjbhdfiubndfubhfdbhfdiubhdfuibhyfdubhdfbhfbhdf8u

Synthesizer, assignment

assignment

Describe counting instructions, They are used to reduce or enlarge the cont...

They are used to reduce or enlarge the content of the counters. DEC INC DEC INSTRUCTION Idea: To diminish the operator. Syntax: DEC destiny This action subtracts 1 from the destiny

Hardware basics, HARDWARE BASICS In the foregoing section of this Unit...

HARDWARE BASICS In the foregoing section of this Unit, an attempt has been made to explain to you the historic perspective relating to the development of computer from its ear

]c language, ehat is header file

ehat is header file

What is an abstract data type, QUESTION (a) What is an abstract data ty...

QUESTION (a) What is an abstract data type? (b) Give two limitations of the array implementation of lists. (c) Give the major disadvantage of the dynamic implementation o

Write Your Message!

Captcha
Order Assignment

Featured Services

Order Now

Popular Subjects

Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

Submit Assignment

Academics

Major Subjects

Majors

Get In Touch

whatsapp: +91-977-207-8620

Phone: +91-977-207-8620

Email: [email protected]

TERMS & POLICIES

HELP & SUPPORT

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd