Dc machine closed-loop dynamics, Electrical Engineering

Assignment Help:

i) Calculate the eigenvalues of a 100 hp, 1150 rpm dc machine at rated flux with no extra load inertia. Use the "hot" value of the armature resistance. Calculate estimates of the resulting speed overshoot and settling time (within 2%) for a step armature voltage input, beginning at an initial current of 0.

ii) Now assume that a closed-loop current regulator is introduced as shown in Fig. 2.7-3 of the book. What are the new eigenvalues of the motor-plus-regulator system if the current regulator gain Ki is set to 10? Ignore the mechanical damping constant (B=0) in Fig. 2.7-3. Calculate estimates of the resulting overshoot and settling time for a step current input, beginning at an initial current of 0.

iii) Now consider a closed-loop speed control system as shown in Fig. 2.7-5. Assume that the current regulator dynamics are very fast compared to the outer speed loop and the current regulator gain is high enough so that it is effectively "ideal". Calculate the eigenvalue of this closed-loop system for Kp=100, τz=∞. (Assume B=D=0 again.) Calculate the resulting output speed overshoot and approximate settling time of the closed-loop system for a step speed command input.


Related Discussions:- Dc machine closed-loop dynamics

Show the decimal to hex conversion, Q. Show the Decimal to Hex Conversion? ...

Q. Show the Decimal to Hex Conversion? To convert the decimal to the hex is slightly more difficult. The usual method to convert from decimal to hex is repeated division by 16.

Rlc circuits, Parallel rlc circiut with a variable cap connected in series ...

Parallel rlc circiut with a variable cap connected in series with a resistor

Potentiometric type dvm, Potentiometric type DVM: A potentiometric type of...

Potentiometric type DVM: A potentiometric type of DVM, employs voltage comparison technique. In this DVM the unknown Voltage is compared with a reference voltage value is fixed by

parity flag - registers, Parity flag  - Registers If after  any arit...

Parity flag  - Registers If after  any arithmetical or logical operation if  number of  the accumulator  are even  parity  flag (P)  is set otherwise  reset.

Back to back test of tranformer, what is the advantage and disadvantage of ...

what is the advantage and disadvantage of back to back test of transformer

Digital, #quesFind a minimum two level, multiple-output AND-OR gate circuit...

#quesFind a minimum two level, multiple-output AND-OR gate circuit to realize these functions (eight gates minimum). F1(a,b,c,d) =Sm(10,11,12,15) +D (4,8,14) F2(a,b,c,d) =Sm(4,11

Superposition principle of linear modulation method, Q. Let m 1 (t) and m 2...

Q. Let m 1 (t) and m 2 (t) be two message signals, and let u 1 (t) and u 2 (t) be the corresponding modulated versions. (a) When the combined message signal m 1 (t) + m 2 (t) DS

FLOW CHART TO RUN MOTOR, IFYOU AVE TWO DC MOTOR,RELAY,TWO BATTERYAND MICROC...

IFYOU AVE TWO DC MOTOR,RELAY,TWO BATTERYAND MICROCONTROLLER FLOW CHART TO RUN MOTOR AND CONTROL TWO BATTERIES

Find the minimum rate of sampling, Find the minimum rate of sampling that m...

Find the minimum rate of sampling that must be used to convert the message into digital form: (a) If an audio message has a spectral extent of 3 kHz. (b) If a television sign

Solve for the time-domain forced response of the resultant, Consider an RLC...

Consider an RLC series circuit excited by v(t) = V m cos ωt in the time domain. By using superposition, solve for the time-domain forced response of the resultant current through

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd