Dataflow computing, Computer Engineering

Assignment Help:

Dataflow Computing

A different to the von Neumann model of computation is the dataflow computation model. In a dataflow model, control is fixed to the flow of data. The order of commands in the program plays no role on the implementation order. Execution of an instruction can take place when all the information needed by the instruction is available. Data is in continuous flow

Independent of reusable memory cells and its ease of use initiate execution. Since, data is available for several instructions at the same time; these instructions can be executed in parallel.

For the purpose of exploiting parallelism in totalling Data Flow Graph notation is used to signify computations. In a data flow graph, the nodes shows instructions of the program and the edges shows data dependency between instructions.  We can take as an ex, the dataflow graph for the order

                                                             z = w × (x+y) is shown in Figure 2.

                                                               1928_Dataflow Computing.png

Data moves on the boundaries of the graph in the variety of data tokens, which includes data values and status information. This asynchronous parallel computation is resolute by the firing rule, which is expressed by way of tokens: a node of DFG can shoot if there is a token on each of its input edges. If a node fires, it takes the input tokens, present the associated operation and places result tokens on the output edge. Graph nodes can be only instructions or tasks comprising multiple instructions.

The benefit of the dataflow concept is that nodes of DFG can be self-scheduled. But, the hardware support to recognize the ease of use of necessary data is much more difficult than the von Neumann model. The pattern of dataflow computer includes MIT Tagged Token Data Flow architecture and Manchester Data Flow Machine.


Related Discussions:- Dataflow computing

Use of overlapped register windows, Q. Use of Overlapped Register Windows? ...

Q. Use of Overlapped Register Windows? Register file comprises 138 registers. Let them be called by register number 0 - 137.  Diagram demonstrates the use of registers: when

Virtual memory - computer architecture, Virtual memory: Virtual memory...

Virtual memory: Virtual memory is a technique which realized an application program the idea that it has contiguous working memory (an address space), whereas in fact it may b

Example on passing parameters through stack, Q. Example on Passing Paramete...

Q. Example on Passing Parameters through Stack? PROGRAM: Version 3 DATA_SEG               SEGMENT                         BCD DB 25h; Storage for BCD test value BIN

What is the draw back of access-3 code, Q. What is the draw back of Access-...

Q. What is the draw back of Access-3 Code? Give suggestion to over come this drawback.

Define the translator which perform macro expansion, Define the translator ...

Define the translator which perform macro expansion is known as a                      Macro pre-processor is the translator which perform macro expansion

What is exception, a. Explain about exception? When do they occur? Show usi...

a. Explain about exception? When do they occur? Show using an example how to give your own exception handler. b. Can you restrict the types of exception that a function can thro

Explain in detail about register transfer language, We have multiple instan...

We have multiple instances in RTL (Register Transfer Language), do you do anything special during synthesis stage? Whereas writing RTL(Register Transfer language),say in Verilo

Illustration of disk formatting, Q. Illustration of disk formatting? An...

Q. Illustration of disk formatting? An illustration of disk formatting is displayed in Figure below. In this case every track comprises 30 fixed-length sectors of 600 bytes eac

Cache simulater, Requirements You are required to program (in a high l...

Requirements You are required to program (in a high level language such as C, C++, Java) and implement a cache simulator which will have the following inputs and outputs:-

Determine the handles data rate of broad band isdn, Broad Band ISDN handles...

Broad Band ISDN handles data rate of about (A) 64 kbps                                      (B) 100 mbps (C) 5.4 mbps                                    (D) 2.048 mbps

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd