Copy machine problem, Computer Engineering

Assignment Help:

We are trying to figure out how many copy machines we should install in the basement of Stranahan Hall.  Copy machines should be available 24/7.  Students may walk up at any time of the day or night for copying.  Based on past data, it can be assumed that the amount of time a student needs to use the copy machine is described by a discrete probability distribution listed below:

Copying time (in min)

Probability

1

0.25

2

0.25

3

0.25

4

0.25

Interarrival times for student arrivals at the copy machine(s) is described by the following discrete distribution-

Interarrival time (min)

Probability

1

0.2

2

0.2

3

0.2

4

0.15

5

0.25

Students hate spending time waiting at the copy machines for their turn to use them.  Students don't depart from the queue until they use the machine.  Service policy is - first come, first serve (whoever arrives first at the machine gets the priority to use the machine).  Suppose that students  time is valued at $10 per hour, i.e., the student could have used the any time wasted just waiting could have been put to use at that wage rate.  Each copy machine  can be leased at rate of $10 per day.  Cost of leasing copy machines is ultimately charged to the common student services.  Given the above information, answer the following-

  • Assume that the university leases one copy machine. What is the total cost of operating the system per day? (this cost includes the cost of time wasted by the students waiting at the copy machine plus the cost of leasing the copy machine).
  • Assume that the university leases two copy machines. What is the total cost of operating the system per day?
  • Assume that the university leases three copy machines. What is the total cost of operating the system per day?

 You must use Simul 8 to build the model, and obtain necessary information to solve the problem.


Related Discussions:- Copy machine problem

Define dma controller, Define DMA controller. The I/O device interface ...

Define DMA controller. The I/O device interface control circuit that is used for direct memory access is called as DMA controller.

Decoder, how to make a dec oder

how to make a dec oder

Analysis of parallel algorithms, A generic algorithm is mostly analysed on ...

A generic algorithm is mostly analysed on basis of subsequent parameters: the space complexity (amount of space required) and the time complexity (execution time). Generally we giv

Describe the operation of voltage to frequency ADC, Describe the operation ...

Describe the operation of voltage to frequency ADC. Ans: A voltage-to-frequency converter i.e. VFC is an oscillator that frequency is linearly proportional to a control volt

What interprets can a browser contain besides html and http, What interpret...

What interprets can a browser contain besides HTML and HTTP? Besides an HTTP client and an HTML interpreter, a browser can have elements whihc enable the browser to perform any

Ip fragmentation of user datagarm, IP specified that datagram can arrive in...

IP specified that datagram can arrive in a different order than they were sent. If a fragment from one datagram arrives at a destination before all the segments from a previous dat

Determine the framed data including a parity bit, Determine the Framed data...

Determine the Framed data including a parity bit   For illustration when even parity is chosen, parity bit is transmitted with a value of 0 if the number of preceding

Idiomatic translations - artificial intelligence, For this exercise you hav...

For this exercise you have to gather and report some linguistic data. Make sure your data are accurate by checking them with a native speaker if you yourself are not a native speak

How to reduce the maximum quantization error, In successive-approximation A...

In successive-approximation A/D converter, offset voltage equal to 1/2 LSB is added to the D/A converter's output. This is done to ? Ans. It is done to reduce the maximum quantiz

Execution of micro-program, The micro-instruction cycle can comprises two b...

The micro-instruction cycle can comprises two basic cycles: the fetch and execute. Here in the fetch cycle address of micro-instruction is produced and this micro-instruction is pu

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd