Control transfer or branching instruction-microprocessor, Assembly Language

Assignment Help:

Control Transfer or Branching Instruction

Control transfer instructions transfer the flow of execution of the program to a new address specified in the instruction indirectly or directly. When these types of instructions are executed, the CS register and IP registers get loaded with new values of CS and IP register equivalent to the location where the flow of execution is going to be transferred. Depending on the addressing modes, the CS register may/ may not be modified. These instructions are classified in 2 types:

1) Unconditional Control Transfer (Branch) Instructions:- In this case, the execution control is transferred to the specified location independent of any condition or status. The CS and IP register are unconditionally modified to the new CS and IP register.

2) Conditional  Control  Transfer  (Branch)  Instruction:- In this, the control is transferred to the specified location provided the result of the past operation  satisfies a specific condition, or else,  the execution continues in normal flow sequence. Condition code flags replicate the results of the past operations. In other  term, by using this type of instruction the control will be transferred to specific specified location, if a specific flag satisfies the condition.


Related Discussions:- Control transfer or branching instruction-microprocessor

Mlil-arithmetic instruction-microprocessor, MLIL: Unsigned Multiplication ...

MLIL: Unsigned Multiplication Byte or Word: This instruction multiplies an unsigned byte or word by the contents of the AL. The unsigned byte or word can be in any one of the gene

.., Sum of series of 10 numbers and store result in memory location total

Sum of series of 10 numbers and store result in memory location total

More Sentence Sense, When Seen in the choir, Terry was the picture of an an...

When Seen in the choir, Terry was the picture of an angelic devil. I have to underline the predicate twice

Sequence of interrupts, As an instance of the normal priority mode, imagine...

As an instance of the normal priority mode, imagine that initially AEOI is equal to 0 and all the ISR and IMR bits are clear. Also consider that, as shown in given figure, requests

Test-logical instruction-microprocessor, TEST : Logical Compare Instructio...

TEST : Logical Compare Instruction: The TEST instruction performs bit by bit logical AND operation on the 2 operands. Each bit of the result is then set to value I, if the equival

Internal architecture of microprocessor, Internal Architecture of Microproc...

Internal Architecture of Microprocessor : The architecture of 8086 provides a number of improvements over 8085 architecture. It supports a, a set of 16-bit registers ,16-bit AL

Operating System, Why is the capability to relocate processes desirable?

Why is the capability to relocate processes desirable?

Sbb-arithmetic instruction-microprocessor, SBB: Subtract  with Borrow  :- ...

SBB: Subtract  with Borrow  :- The subtract with borrow instruction subtracts the source operand and the borrow flag (CF) which might reflect the result of the past calculations,

General terms for cache-microprocessor, General terms for Cache : Cac...

General terms for Cache : Cache Hits : When the cache consisted the information requested, the transaction is said to be a cache hit. Cache Miss : When the cache does n

Assembly language, how to find out the given number is positive or negative...

how to find out the given number is positive or negative?

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd