Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Configure port A for the lower 4 bits to be inputs and the upper 4 bits to be outputs. The program should chase a logic one from Pa4 -> Pa7, depending upon the condition of Pa0-Pa3 the speed of chase is increased.
Pa0 = 1 Slow Counter Pa1 = 1 Counter Pa2 = 1 Counter Pa3 = 1 Fast Counter If all Pa0, Pa1, Pa2, Pa3 = 0 wait The only major difference is the data direction i.e. this configures 4 input lines Pa0-Pa3 and 4 output lines Pa4-Pa7
Paddr Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 1 1 1 1 0 0 0 0 The full program is shown below
name first padr equ $0000 paddr equ $0001 org $500 ldaa #$f0 staa paddr set up half in and half out loop0 ldaa #$10 staa padr send data jsr delay ldaa #$20 staa padr send data jsr delay ldaa #$40 staa padr send data jsr delay ldaa #$80 staa padr send data jsr delay jmp loop0 delay ldab padr ;get input from port a andb #$0f ;mask of lower nibble only
beq delay ;repeat till selected ldab padr ;get port a data again andb #$8 ; mask off bit 3 pa3 bne loop3 ;if select go to loop3 ldab padr ;get port a data again andb #$4 ; mask off bit 2 pa2 bne loop4 ;if select go to loop4 ldab padr ;get port a data again andb #$2 ; mask off bit 1 pa1 bne loop5 ;if select go to loop5 ldx #$ffff ;assume pa0 is pressed load up x with ffff jmp loop1 ;carry on loop2 ldx #$1 ;load up X with 1 fast jmp loop1 ;carry on loop3 ldx #$f ;load X with f jmp loop1 loop4 ldx #$ff ;load x with ff jmp loop1 loop5 ldx #$fff ;load x with fff slow loop1 ldab #$1f ;nested loop loop6 decb bne loop6 dex bne loop1 ;loop till zero rts ;return back to main end
Parallelism Conditions As discussed earlier, parallel computing needs the segments to be executed in parallel should be independent of each other. So before executing paralleli
What are program invisible registers? Global and local descriptor tables are found in memory system. In order to specify and access the address of these tables, program invisi
Question: a) Describe the structure and function of a computer system. b) The raw speed of a microprocessor will not achieve its potential unless a constant stream of wor
Q. Explain FORM and INPUT Tag? A good way to learn about forms is to make use your notepad editor and make a new HTML document. Save it as form1.htm in some folder somewhere. Y
Combinational/Sequential Logic design with Integrated Circuits (Dual in line package) Car wash concept with the following steps in a Combinational Logic Diagram: 1. Start
Q. Illustrate TCP - IP Networking Model? TCP/IP is an acronym for Transmission Control Protocol / Internet Protocol. It is a collection of applications, protocols and services.
Q. What is interpreter? An interpreter translates each high-level-language statement into its equivalent set of machine-language instructions, which are then executed right awa
Difference between blocking and non-blocking Verilog language has two forms of the procedural assignment statement: blocking and nonblocking. The two are distinguis
In AI the process of perception is studied as a set operations. A visual scene may be encoded by sensors and represented as matrix of intensity values. These are processed b
How call processing takes place? Fundamental Call Procedure: Fig. demonstrates a simplification diagram exemplifying how two telephone sets (as subscribers) are interconnecte
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd