Concepts of an address - data and control bus, Operating System

Assignment Help:

  Let us consider the operation of the EPROM device in more detail. Consider the pining details below again

1663_Concepts of an address, data and control bus.png

 
Before we examine the interface means of the EPROM, it is worth giving the operation a little thought. Each memory cell in the EPROM  could store 1 byte of data i.e. 8 1, 0's. In order to access each location the EPROM has to assign each location a unique address, this is used to access the data. This is similar to the concept of a telephone number  each house has its own number. The device is constructed to request this address from external pins namely: A0 -> A15. The data pathway to the device is by means of the data bus i.e. DQ0 -> DQ7.  The remaining pins of the device are concerned with selecting the device i.e. power on (CE) and reading the data (OE).  These additional pins are often termed 'control bus'. The operation of the device to read data is simple in that we:

    1) Turn on the device CE =0
    2) Present the address on the address pins A0 -> A15
    3) Output enable the device to read the data (OE =0)
    4) Read the data of the data bus (D7 -> D0)
 
The timing of these operations is sometimes critical since it takes a finite time to access the data, therefore we must be careful not to read the data too quick. This time is termed the access time of the device, for this EPROM it is 150ns. RAM devices are similar in operation besides they have a read/write pin which enables the user to input and output data. The remaining digital systems employ VLSI methods ' Very Large scale integration', these devices are the heart of the modern PC, i.e. microprocessors, complex function devices. Before we discuss microprocessor we really should look at base systems and binary, hexadecimal and deanery systems


Related Discussions:- Concepts of an address - data and control bus

Explain many-to-one model (green threads), Many-to-One Model (Green Threads...

Many-to-One Model (Green Threads) Implementations of the many-to-one model a lot of user threads to one kernel thread permit the application to create any number of threads tha

What is co-operating scheduling?, What is co-operating scheduling? CPU ...

What is co-operating scheduling? CPU scheduling decisions may possibly place under the following four circumstances: 1.      When process switches from the running state to

What is logical address space and physical address space, What is logical a...

What is logical address space and physical address space? The set of all logical addresses formed by a program is known as a logical address space; the set of all physical addr

Page faults, Assume there are only 4 page frames in the physical memory, fo...

Assume there are only 4 page frames in the physical memory, for the following reference string: 1, 2, 3, 4, 5, 3, 4, 1, 6, 7, 8, 7, 8, 9, 7, 8, 9, 5, 4, 5, 4, 2, 8. a) What i

Explain second-chance algorithm, Second-Chance algorithm When a page ha...

Second-Chance algorithm When a page has been selected, we inspect its reference bit. If the value is 0, we proceed to replace this page. If the reference bit is set to 1, thoug

What are the multithreading models, What are the multithreading models? ...

What are the multithreading models? There are three models:- a) Many-to-One model b) One-to-One model c) Many-to-Many model

What problems arise if the directory is a general graph, What problems aris...

What problems arise if the directory structure is a general graph? Searching for a particular file may result in searching the similar directory many times. Deletion of the fil

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd