Comparison between centralized and distributed spc, Computer Engineering

Assignment Help:

Explain the principles of operation of centralized SPC and distributed SPC and compare their performance.

All the control equipment is replaced with a single processor that must be rather powerful, in centralized control. This must be able of processing 10 to 100 calls per second, depending upon the load on the system, and concurrently performing various ancillary tasks. A typical an ESS control configuration by using centralized SPC is demonstrated in figure. A centralized SPC configuration may utilize more than one processor for redundancy reasons; two approaches are there to organizing stored program control:

Centralized: In this type control, all the control equipment is replaced with a single processor that must be fairly powerful.

Distributed: In such controlling, the control functions are shared through many processors within the exchange itself.

Dual processor architecture may be configured in centralized SPC to operate in one of three modes which are given below:

Standby mode: In this, one processor is active and another is on standby, both software and hardware wise. This standby processor brought online while active processor fails. Significant requirement of this configuration is the capability of the standby processor to reconstitute the state of the exchange system, while this takes over the control.

Synchronous duplex mode: In this mode, hardware coupling is given between the two processors that execute similar set of instructions and compare the results continuously. When a mismatch arises, the faculty processor is specified and taken out of service instantly. If the system is operating generally, the two processors have similar data in their memories at all the time and receive all information from the exchange environment.

Load sharing mode: In this operation, an incoming call is allocated randomly or into a predetermined order to one of the processors that after this handles the call right by completion. Therefore both the processors are active concurrently and share the resources and the load dynamically.

1191_Typically Centralized SPC Organization.png

FIG - Typically Centralized SPC Organization.


Related Discussions:- Comparison between centralized and distributed spc

Microprocesser, explain the bock and pin diagram of 8259 micropocesser

explain the bock and pin diagram of 8259 micropocesser

What are the types of smart cards utilized in e-commerce, What are the type...

What are the types of smart cards utilized in e-commerce? Usually, there are two types of smart cards as: Memory smart cards, that can be viewed by minuscule removable read

Optical storage - computer architecture, Optical storage - computer archite...

Optical storage - computer architecture: Optical storage, the distinctive Optical disc, stores information in deformities on the surface of a circular disc and reads this info

own subprogram, Create your own Subprogram that uses at least 1input param...

Create your own Subprogram that uses at least 1input parameter and a return parameter. You decide the theme. You should give the pseudocode and an example Subroutine call. Be sure

How to calculate register indirect addressing, Q. How to calculate register...

Q. How to calculate register indirect addressing? The effective address of operand in this technique is calculated as: EA= (R) and D = (EA)  Address capability of regi

What is reduction, What is reduction?  A reduction is a way of changing...

What is reduction?  A reduction is a way of changing one problem into another in such a way that a solution to the second problem can be used to explain the first problem.

Explain virtual address, What is virtual address? The binary address th...

What is virtual address? The binary address that the processor used for either instruction or data known as virtual address.

Direct mapped cache - computer architecture, Direct Mapping: In this p...

Direct Mapping: In this particular technique, block j of the primary memory maps onto block j modulo 128 of the cache. The primary memory blocks 0,128,256,...is loaded

What is graceful degradation, What is graceful degradation? In multipro...

What is graceful degradation? In multiprocessor systems, failure of one processor will not halt the system, but only slow it down by sharing the work of failure system by other

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd