Common-collector configuration, Electrical Engineering

Assignment Help:

Common-collector configuration:

 The common-collector that is abbreviated CC transistor configuration is displayed in figure.  In this type of configuration, the collector is common to both of the input and output of the circuit.  This is fundamentally similar as the common-emitter configuration; apart from that the load is in the emitter in place of the collector.  Just as in the common-emitter circuit, the current flowing via the load while the transistor is reverse-biased is zero, with the collector current being extremely small and equal to the base current.  As the base current is raised, the transistor gradually gets out of cut-off, goes into the active region, and eventually becomes saturated.  One time saturated, the voltage across the load becomes maximum, when the voltage Vce across the collector and emitter of the transistor goes down to a extremely low value, that is as low as a few tens of milli volts for germanium and 0.2 V for silicon transistors.

843_Common-collector configuration.png

Figure:  Common-Collector Transistor Configuration


Related Discussions:- Common-collector configuration

Explain lithography, Explain Lithography. Lithography - This is one ...

Explain Lithography. Lithography - This is one of the processes which is carried out throughout manufacture of integrated circuits. Silica oxide (SiO 2 ) layer is thermally

Determine voltage in given figure, Q. An n-channel JFET having V P = 3.5 V...

Q. An n-channel JFET having V P = 3.5 V and I DSS = 5 mA is biased by the circuit of Figure with V DD = 28 V, RS = 3000 , and R 2 = 100 k. If the operating point is given by

Find the approximate bandwidth of the circuit, Q. An op amp has an open-loo...

Q. An op amp has an open-loop frequency response as shown in Figure. (a) Find the approximate bandwidth of the circuit using this op amp: (i) With a closed-loop voltage gain

Newton''s laws of motion in terms of particle motion, 1. Sum of forces is z...

1. Sum of forces is zero velocity remains constant.[If the particle is initially at rest, it will remain at rest for as long as the sum of the forces is zero]. 2. Sum F of for

Derive the expression for steady state error, Derive the mathematical expre...

Derive the mathematical expression for steady state error of first order system with unit ramp signal. Discuss the following - proportional cum integral control - proporti

Tools for power supply, Tools for Power Supply The several universal t...

Tools for Power Supply The several universal tools those could be applied in the power-sector for the improvement of organizational efficiency and effectiveness. These tools v

Input resistance of an ideal op amp, Q. The input resistance of an ideal op...

Q. The input resistance of an ideal op amp with no feedback is infinite. Investigate the input resistance of an op amp with a feedback resistance RF: (a) When there is no resist

Emitter follwer, Ask questertion #Minimum 100 words accepted#

Ask questertion #Minimum 100 words accepted#

Determine the two possible ssb am signals, Let the modulating signal m(t) b...

Let the modulating signal m(t) be a sinusoid of the form m(t) = cos 2πf m t, f m c , and let the carrier signal be cos(2πf c t + φc). (a) Determine the conventional AM signal,

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd