Change of phase, Electrical Engineering

Assignment Help:

Write an m-file "myfourier.m" which takes two images, computes FFT, phase and amplitude and swaps the amplitudes between two images.

function myfourier
im1=imread('cameraman.png');
imd1=double(im1); 
im2=imread('class_f.png');
imd2=double(im2);

FI1=fft2(imd1);
phase1=angle(FI1);
amplitude1=abs(FI1);

FI2=fft2(imd2);
phase2=angle(FI2);
amplitude2=abs(FI2);

NFI1=amplitude1.*exp(i*phase1);
NFI2=amplitude2.*exp(i*phase2);
RI1=ifft2((NFI1));
RI2=ifft2((NFI2));

figure;imshow(real(RI1),[]);
figure;imshow(real(RI2),[]);

NFI1=amplitude1.*exp(i*phase2);
NFI2=amplitude2.*exp(i*phase1);
RI1=ifft2((NFI1));
RI2=ifft2((NFI2));
figure;imshow(real(RI1),[]);
figure;imshow(real(RI2),[]);

What information is encoded in the amplitude and phase?
How the change of phase and amplitude affects the transformed image?


Related Discussions:- Change of phase

Estimate the bandwidth by using carsons rule, Let a message signal m(t) hav...

Let a message signal m(t) have a bandwidth of 10 kHz and a peak magnitude of 1 V. Estimate the bandwidth, by using Carson's rule, of the signal u(t) obtained when m(t) modulates a

Show npn common base amplifier, Q. Show NPN Common Base Amplifier? ...

Q. Show NPN Common Base Amplifier? This configuration is used for high frequency applications because the base separates the input and output, minimizing oscillations at h

Explain memory mapped i/o scheme, Explain Memory Mapped I/O Scheme. Me...

Explain Memory Mapped I/O Scheme. Memory Mapped I/O Scheme: In such scheme there is only one address space. These address space is defined as all possible addresses which m

What are the five stages in a dlx pipeline, The five stages of DLX pipeline...

The five stages of DLX pipeline is:- ? Operand location ? Number of explicit operands per instruction ? Operand storage in the CPU ? Operations ? Type and size of o

Averaged power dissipated in the load, (a) Consider the following transmiss...

(a) Consider the following transmission line with the reactance X1 placed across the input. It is being driven with a frequency ω such that the length of the line is λ/4. What v

Explain the or gates - microprocessor, Explain the OR Gates - microprocesso...

Explain the OR Gates - microprocessor? The OR GATE has high or logic 1 output if any of the inputs are high. The output Q is true if input A OR input B is true (or both of t

What is i/o mapping, What is I/O mapping? The assignment of addresses t...

What is I/O mapping? The assignment of addresses to various I/O devices in the memory chip is known as I/O mapping.

Assignment, design a half wave bridge rectifier to perform the function ind...

design a half wave bridge rectifier to perform the function indicated

Define two popular parallel protocol used in embedded system, a. Compare th...

a. Compare the serial protocols, parallel protocols and wireless protocols in terms of formats, speed, performance and security issues. b. Briefly define two popular parallel pr

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd