Calculate sending-end voltage at 0.9 pf lagging, Electrical Engineering

Assignment Help:

A three-phase, 34.5-kV, 60-Hz, 40-km transmission line has a per-phase series impedance of 0.2+j0.5/km. The load at the receiving end absorbs 10 MVA at 33 kV. Calculate the following:

(a) Sending-end voltage at 0.9 PF lagging.

(b) Sending-end voltage at 0.9 PF leading.

(c) Transmission system efficiency and transmission-line voltage regulation corresponding to cases (a) and (b).

1396_Calculate Sending-end voltage at 0.9 PF lagging.png


Related Discussions:- Calculate sending-end voltage at 0.9 pf lagging

What are the duties of sub-station operator, What are the Basic Duties of S...

What are the Basic Duties of Sub-Station Operator? Ans: Sub station operator is responsible for safe and proper operation of all electrical equipments in sub-station. He co

., speed control of single phase ac motors

speed control of single phase ac motors

Obtain the current by means of mesh-current analysis, By means of mesh-curr...

By means of mesh-current analysis, obtain the current in the 10-V source and the voltage across the 10- resistor in the circuit of Example.

What are the display devices, Q. What are the Display Devices? Display ...

Q. What are the Display Devices? Display devices can be categorized as on/off indicators, numeric, alphanumeric, or graphical displays. They may also be classified as active an

Binary subtraction , Binary Subtraction Negative numbers are represent...

Binary Subtraction Negative numbers are represented in 2 complement form and subtraction is also  per formed  using  2 complement  method in microprocessor. Hence we will  dis

Instrumentation, explain measurement of frqueny and phase using cro

explain measurement of frqueny and phase using cro

Measurement, explain a basic measurement system

explain a basic measurement system

Explain continuous-data and discrete-data systems, Q. Explain Continuous-da...

Q. Explain Continuous-data and discrete-data systems? A continuous-data system is one in which the signals at various parts of the systemare all functions of the continuous-tim

Explain polling, What is meant by polling? In polling schemes, a set of...

What is meant by polling? In polling schemes, a set of address lines is driven by the controller to address every of the masters in sequence. When a bus request is received fro

Digital, #quesFind a minimum two level, multiple-output AND-OR gate circuit...

#quesFind a minimum two level, multiple-output AND-OR gate circuit to realize these functions (eight gates minimum). F1(a,b,c,d) =Sm(10,11,12,15) +D (4,8,14) F2(a,b,c,d) =Sm(4,11

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd