Calculate link utilisation - exchanging packets, Computer Networking

Assignment Help:

a)  Assume that the time required to transmit one packet (i.e. the packet length divided by link data rate) is 10ms and the Round Trip Time (from Source to Destination and back) is 50ms. In the space below, draw a diagram illustrating the timing of Source and Destination exchanging packets and acknowledgments using a stop-and-wait protocol. Assume that packets are only sent from source to destination and that acknowledgments (of negligibly small size) are sent back immediately after the data frame is received.  

792_Calculate Link Utilisation - Exchanging Packets.png

b)  Calculate link utilisation (proportion of time the channel is actually used for transmission) for the stop-and-wait case.


Related Discussions:- Calculate link utilisation - exchanging packets

Mips instruction - set and explain the restrict pipelining, 1.  Consider th...

1.  Consider these two potential additions to the MIPS instruction set and explain how they would restrict pipelining. a)  cp d1(r1), d2(r2) copy contents of word at address

Initialization - network layer and routing , Initialization  Imagine t...

Initialization  Imagine that  all routers in our  sample internetwork  comes up  at the  same time. Each router sends a greeting packet to its  neighbours to find  out the  sta

Working of TCP - buffers, Q. Working of  TCP - buffers? TCP - buffers ...

Q. Working of  TCP - buffers? TCP - buffers Sending & receiving buffers - Processes don't consume data at the same speed Sending site: - White section: unfilled

Switching creates variable latency through the switch, DEFINITION: Latency ...

DEFINITION: Latency = Delay. Because a store and forward switch reads the entire frame before forwarding, a larger frame takes longer than a shorter frame.

Method of ip multicasting or multicast ip address, Can you describe the con...

Can you describe the concept of IP multicasting or multicast IP address?

Comp architecture, In reg-mem architecture, clock cycle is 10 ns wide. It i...

In reg-mem architecture, clock cycle is 10 ns wide. It is proposed that reg-reg architecture be used instead, that reduces the clock cycle by 2 ns. However, it requires an addition

What are the key differences between gsm and gprs networks, Question : ...

Question : a) Describe the following core components of a cellular based network: i) Cell ii) MSC iii) HLR & VLR iv) PSTN b) Explain why frequency reuse is consi

Introduction-pram algorithms, One of the most popular models for designing ...

One of the most popular models for designing parallel algorithms is PRAM (Parallel Random Access Machine). A PRAM consists of unbounded number of processors interrelating with each

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd